{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T10:11:36Z","timestamp":1649067096411},"reference-count":13,"publisher":"Elsevier BV","issue":"9","license":[{"start":{"date-parts":[[1999,3,1]],"date-time":"1999-03-01T00:00:00Z","timestamp":920246400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1999,3]]},"DOI":"10.1016\/s1383-7621(98)00012-5","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T14:33:56Z","timestamp":1049726036000},"page":"681-685","source":"Crossref","is-referenced-by-count":0,"title":["Combining data prefetching with non-blocking loads to alleviate cache pollution effects"],"prefix":"10.1016","volume":"45","author":[{"given":"Jin-Ho","family":"Lee","sequence":"first","affiliation":[]},{"given":"Myong-Soon","family":"Park","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(98)00012-5_BIB1","doi-asserted-by":"crossref","unstructured":"D. Callahan, K. Kennedy, A. Porterfield, Software prefetching, in: Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, 1991, pp. 40\u201352","DOI":"10.1145\/106972.106979"},{"key":"10.1016\/S1383-7621(98)00012-5_BIB2","unstructured":"T.-F. Chen, Data prefetching for high-performance processors, Technical Report, TR-93-07-01, Dept. of Computer Science and Engineering, Univ. of Washington, 1993"},{"key":"10.1016\/S1383-7621(98)00012-5_BIB3","doi-asserted-by":"crossref","unstructured":"W.Y. Chen, S.A. Mahlke, P.P. chang, W.M. Hwu, Data access microarchitectures for superscalar processors with compiler-assisted data prefetching, in: Proceedings of the 24th Annual Workshop on Microprogamming and Microarchitectures, 1991","DOI":"10.1145\/123465.123478"},{"key":"10.1016\/S1383-7621(98)00012-5_BIB4","doi-asserted-by":"crossref","unstructured":"W.Y. Chen, R.A. Bringmann, S.A. Mahlke, R.E. Hank, J.E. Sicolo, An efficient architecture for loop based data preloading, in: Proceedings of the 25th International Symposium on Microarchitecture, 1992, pp. 92\u2013101","DOI":"10.1109\/MICRO.1992.697003"},{"key":"10.1016\/S1383-7621(98)00012-5_BIB5","unstructured":"K.I. Farkas, N.P. Jouppi, P. Chow, How useful are non-blocking loads, stream buffers, and speculative execution in multiple issue processors?, WRL Research Report 94\/8, Digital Western Research Lab., 1994"},{"key":"10.1016\/S1383-7621(98)00012-5_BIB6","doi-asserted-by":"crossref","unstructured":"K.I. Farkas, N.P. Jouppi, Complexity\/Performance tradeoffs with non-blocking loads, in: Proceedings of the 21st Annual International Symposium on Computer Architecture, 1994, pp. 211\u2013222","DOI":"10.1109\/ISCA.1994.288148"},{"key":"10.1016\/S1383-7621(98)00012-5_BIB7","doi-asserted-by":"crossref","unstructured":"N.P. Jouppi, Improving Direct-mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers, in Proc. the 17th Annual Intl. Symp. on Computer Architecture, 1990 pp. 364\u2013373.","DOI":"10.1145\/325096.325162"},{"key":"10.1016\/S1383-7621(98)00012-5_BIB8","doi-asserted-by":"crossref","unstructured":"A.C. Klaiber, H.M. Levy, An Architecture for Software-controlled Data Prefetching, in: Proceedings of the 18th Annual International Symposium on Computer Architecture, 1991, pp. 43\u201353","DOI":"10.1145\/115952.115958"},{"key":"10.1016\/S1383-7621(98)00012-5_BIB9","unstructured":"D. Kroft, Lockup-free instruction fetch\/prefetch cache organization, in: Proceedings of the 8th Annual International Symposium on Computer Architecture, 1981, pp. 81\u201387"},{"key":"10.1016\/S1383-7621(98)00012-5_BIB10","unstructured":"T. Mowry, Tolerating latency through software-controlled data prefetching, Ph.D. Thesis, Dept. of Electrical Engineering, Standford Univ., 1994"},{"key":"10.1016\/S1383-7621(98)00012-5_BIB11","unstructured":"K. Oner, M. Dubois, Effect of main memory latencies on the performance of nonblocking caches, Technical Report, CENG-92-14, Dept. of EE-Systems, Univ. Southern California, 1992"},{"key":"10.1016\/S1383-7621(98)00012-5_BIB12","doi-asserted-by":"crossref","unstructured":"D.A. Patterson, J.L. Hennessy, Computer Organization & Design: The Hardware\/Software Interface, Morgan Kaufmann, Los Altos, CA, 1994","DOI":"10.1016\/B978-1-4832-0775-9.50007-5"},{"key":"10.1016\/S1383-7621(98)00012-5_BIB13","doi-asserted-by":"crossref","unstructured":"Y. Yamada, Data relocation and prefetching for programs with large data sets, Ph.D. Thesis, Dept. of Computer Science, Univ. of Illinois at Urbana-Champaign, 1995","DOI":"10.1145\/192724.192740"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000125?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000125?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,8]],"date-time":"2020-01-08T08:14:57Z","timestamp":1578471297000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762198000125"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,3]]},"references-count":13,"journal-issue":{"issue":"9","published-print":{"date-parts":[[1999,3]]}},"alternative-id":["S1383762198000125"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(98)00012-5","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1999,3]]}}}