{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T21:39:03Z","timestamp":1649108343843},"reference-count":6,"publisher":"Elsevier BV","issue":"11","license":[{"start":{"date-parts":[[1999,5,1]],"date-time":"1999-05-01T00:00:00Z","timestamp":925516800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1999,5]]},"DOI":"10.1016\/s1383-7621(98)00025-3","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"847-862","source":"Crossref","is-referenced-by-count":0,"title":["A reconfigurable bus structure for multiprocessors with bandwidth reuse"],"prefix":"10.1016","volume":"45","author":[{"given":"Sibabrata","family":"Ray","sequence":"first","affiliation":[]},{"given":"Hong","family":"Jiang","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(98)00025-3_BIB1","doi-asserted-by":"crossref","unstructured":"Z. Guo, R.G. Melhem, R.W. Hall, D.M. Chiarulli, S.P. Levitan, Pipelined communications in optically interconnected arrays, J. Parallel and Distributed Computing (1991) 269\u2013282","DOI":"10.1016\/0743-7315(91)90130-2"},{"key":"10.1016\/S1383-7621(98)00025-3_BIB2","doi-asserted-by":"crossref","unstructured":"M.W. Garrett, S.Q. Li, A study of slot reuse in dual bus multiple access networks, IEEE J. Selected Areas in Commun. 9 (2) (1991)","DOI":"10.1109\/49.68454"},{"key":"10.1016\/S1383-7621(98)00025-3_BIB3","doi-asserted-by":"crossref","unstructured":"O. Sharon, A. Segall, On the efficiency of slot reuse in the dual bus configuration, IEEE\/ACM Trans. Networking 2 (1) (1994)","DOI":"10.1109\/90.282612"},{"key":"10.1016\/S1383-7621(98)00025-3_BIB4","doi-asserted-by":"crossref","unstructured":"S. Ray, S. Mukherjee, On optimal placement of erasure nodes on a dual bus network, Proceedings of the IEEE INFOCOMM, 1995, to appear","DOI":"10.1109\/INFCOM.1995.515960"},{"issue":"6","key":"10.1016\/S1383-7621(98)00025-3_BIB5","doi-asserted-by":"crossref","first-page":"664","DOI":"10.1109\/71.285613","article-title":"Embedding binary X-trees and pyramids in processor arrays with spanning buses","volume":"5","author":"Guo","year":"1994","journal-title":"IEEE Trans. Parallel and Distributed Systems"},{"key":"10.1016\/S1383-7621(98)00025-3_BIB6","unstructured":"K. Kant, Introduction to Computer System Performance Evaluation, McGraw-Hill, New York, 1992"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000253?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000253?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,19]],"date-time":"2019-04-19T06:00:04Z","timestamp":1555653604000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762198000253"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,5]]},"references-count":6,"journal-issue":{"issue":"11","published-print":{"date-parts":[[1999,5]]}},"alternative-id":["S1383762198000253"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(98)00025-3","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1999,5]]}}}