{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T04:37:51Z","timestamp":1722919071628},"reference-count":29,"publisher":"Elsevier BV","issue":"11","license":[{"start":{"date-parts":[[1999,5,1]],"date-time":"1999-05-01T00:00:00Z","timestamp":925516800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1999,5]]},"DOI":"10.1016\/s1383-7621(98)00026-5","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"863-885","source":"Crossref","is-referenced-by-count":3,"title":["The design space of shelving"],"prefix":"10.1016","volume":"45","author":[{"given":"Dezs\u0151","family":"Sima","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(98)00026-5_BIB1","unstructured":"J.E. Thornton, Design of a Computer: The Control Data 6600, Scott, Foresmann, Glenview, 1970"},{"issue":"1","key":"10.1016\/S1383-7621(98)00026-5_BIB2","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1147\/rd.111.0025","article-title":"An efficient algorithm for exploiting multiple arithmetic units","volume":"11","author":"Tomasulo","year":"1967","journal-title":"IBM J. Res. Dev."},{"issue":"1","key":"10.1016\/S1383-7621(98)00026-5_BIB3","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1147\/rd.341.0037","article-title":"Machine organization of the IBM RISC System\/6000 processor","volume":"34","author":"Grohoski","year":"1990","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/S1383-7621(98)00026-5_BIB4","doi-asserted-by":"crossref","unstructured":"V. Popescu, M. Schultz, J. Spracklen, G. Gibson, B. Lightner, D. Isaman, The metaflow architecture, IEEE Micro 7 (June) (1991) 10\u201313, 63\u201371","DOI":"10.1109\/40.87564"},{"key":"10.1016\/S1383-7621(98)00026-5_BIB5","doi-asserted-by":"crossref","unstructured":"T.N. Hicks, R.E. Frey, P.E. Harvey, POWER2 floating-point unit: architecture and implementation, in: PowerPC and Power2: Technical Aspects of the New IMB RISC System\/6000, IBM Corp., 1994, pp. 29\u201344","DOI":"10.1147\/rd.385.0525"},{"issue":"4","key":"10.1016\/S1383-7621(98)00026-5_BIB6","doi-asserted-by":"crossref","first-page":"713","DOI":"10.1147\/rd.364.0713","article-title":"Design of the IBM enterprise system\/9000 high-end processor","volume":"36","author":"Liptay","year":"1992","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/S1383-7621(98)00026-5_BIB7","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1145\/175208.175212","article-title":"The PowerPC 603 microprocessor","volume":"37","author":"Burgess et al","year":"1994","journal-title":"Comm. ACM"},{"key":"10.1016\/S1383-7621(98)00026-5_BIB8","doi-asserted-by":"crossref","unstructured":"S.P. Song et al., The PowerPC 604 RISC microprocessor, IEEE Micro 12 (October) (1994) 8\u201317","DOI":"10.1109\/MM.1994.363071"},{"key":"10.1016\/S1383-7621(98)00026-5_BIB9","doi-asserted-by":"crossref","unstructured":"D. Levitan et al., The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor, Proc. COMPCOM (1995) 285\u2013291","DOI":"10.1109\/CMPCON.1995.512398"},{"issue":"April","key":"10.1016\/S1383-7621(98)00026-5_BIB10","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/40.127582","article-title":"Organization of the Motorola 88110 superscalar RISC microprocessor","volume":"10","author":"Diefendorff","year":"1992","journal-title":"IEEE Micro"},{"issue":"4","key":"10.1016\/S1383-7621(98)00026-5_BIB11","first-page":"12","article-title":"NexGen enters market with 66-MHz Nx586","volume":"8","author":"Gwennap","year":"1994","journal-title":"Microprocess. Rep."},{"issue":"14","key":"10.1016\/S1383-7621(98)00026-5_BIB12","first-page":"1","article-title":"AMD's K5 designed to outrun Pentium","volume":"8","author":"Slater","year":"1994","journal-title":"Microprocess. Rep."},{"issue":"14","key":"10.1016\/S1383-7621(98)00026-5_BIB13","first-page":"23","article-title":"AMD unveils first superscalar 29 K core","volume":"8","author":"Case","year":"1994","journal-title":"Microprocess. Rep."},{"key":"10.1016\/S1383-7621(98)00026-5_BIB14","doi-asserted-by":"crossref","unstructured":"R.P. Colwell, R.L. Steck, A 0.6 \u03bcm BiCMOS processor with dynamic execution, Intel Corp., 1995","DOI":"10.1109\/ISSCC.1995.535511"},{"issue":"2","key":"10.1016\/S1383-7621(98)00026-5_BIB15","first-page":"9","article-title":"Intel's P6 uses decoupled superscalar design","volume":"9","author":"Gwennap","year":"1995","journal-title":"Microprocess. Rep."},{"issue":"April","key":"10.1016\/S1383-7621(98)00026-5_BIB16","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/40.272835","article-title":"Designing the FPT microprocessor","volume":"12","author":"Hsu","year":"1994","journal-title":"IEEE Micro"},{"key":"10.1016\/S1383-7621(98)00026-5_BIB17","doi-asserted-by":"crossref","unstructured":"N. Patkar et al., Microarchitecture of HaL's CPU, Proc. COMPCON (1995) 259\u2013266","DOI":"10.1109\/CMPCON.1995.512394"},{"key":"10.1016\/S1383-7621(98)00026-5_BIB18","doi-asserted-by":"crossref","unstructured":"G. Kurpanek et al., PA-7200: A PA-RISC processor with integrated high preformance MP bus interface, Proc. COMPCON (1994) 375\u2013382","DOI":"10.1109\/CMPCON.1994.282903"},{"issue":"15","key":"10.1016\/S1383-7621(98)00026-5_BIB19","first-page":"1","article-title":"PA-8000 combines complexity and speed","volume":"8","author":"Gwennap","year":"1994","journal-title":"Microprocess. Rep."},{"issue":"March, April","key":"10.1016\/S1383-7621(98)00026-5_BIB20","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1109\/40.592310","article-title":"The HP PA-8000 RISC CPU","volume":"17","author":"Kummar","year":"1997","journal-title":"IEEE Micro"},{"key":"10.1016\/S1383-7621(98)00026-5_BIB21","unstructured":"J. Heinrich, MIPS R10000 Microprocessor User's Manual, version 2.0, MIPS Technologies Inc., Mountain View, CA, September 1996"},{"issue":"14","key":"10.1016\/S1383-7621(98)00026-5_BIB22","first-page":"11","article-title":"Digital 21264 sets new standard","volume":"10","author":"Gwennap","year":"1996","journal-title":"Microprocess. Rep."},{"key":"10.1016\/S1383-7621(98)00026-5_BIB23","unstructured":"D.P. Bhandarkar, Alpha Implementations and Architecture, Digital Press, Belford, MA, 1996"},{"key":"10.1016\/S1383-7621(98)00026-5_BIB24","unstructured":"D. Tabak, RISC Systems and Applications, RSP, UK and Wiley, New York, 1996"},{"key":"10.1016\/S1383-7621(98)00026-5_BIB25","unstructured":"D. Sima, A novel approach for the description of computer architectures, D.Sc. Thesis, Hungarian Academy of Sciences, Budapest, 1993"},{"key":"10.1016\/S1383-7621(98)00026-5_BIB26","unstructured":"D. Sima, T. Fountain, P. Kacsuk, Advanced Computer Architectures, Addison-Wesley, Longman, Harlow, 1997"},{"key":"10.1016\/S1383-7621(98)00026-5_BIB27","doi-asserted-by":"crossref","unstructured":"N.P. Jouppi, D.W. Wall, Available instruction-level parallelism for superscalar and superpipelined machines, In: Proc. ASPLOS III, 1989, 272\u2013282","DOI":"10.1145\/70082.68207"},{"key":"10.1016\/S1383-7621(98)00026-5_BIB28","doi-asserted-by":"crossref","unstructured":"D.W. Wall, Limits of instruction level parallelism, in: Proc ASPLOS IV, 1991, 176\u2013188","DOI":"10.1145\/106972.106991"},{"issue":"September, October","key":"10.1016\/S1383-7621(98)00026-5_BIB29","first-page":"29","article-title":"The design space of superscalar instruction issue","volume":"17","author":"Sima","year":"1997","journal-title":"IEEE Micro"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000265?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000265?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,19]],"date-time":"2019-04-19T06:00:01Z","timestamp":1555653601000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762198000265"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,5]]},"references-count":29,"journal-issue":{"issue":"11","published-print":{"date-parts":[[1999,5]]}},"alternative-id":["S1383762198000265"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(98)00026-5","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1999,5]]}}}