{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T07:59:48Z","timestamp":1648713588961},"reference-count":20,"publisher":"Elsevier BV","issue":"12-13","license":[{"start":{"date-parts":[[1999,6,1]],"date-time":"1999-06-01T00:00:00Z","timestamp":928195200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1999,6]]},"DOI":"10.1016\/s1383-7621(98)00047-2","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T14:33:56Z","timestamp":1049726036000},"page":"975-1000","source":"Crossref","is-referenced-by-count":2,"title":["Asynchronous microprocessors: From high level model to FPGA implementation"],"prefix":"10.1016","volume":"45","author":[{"given":"L.","family":"Lloyd","sequence":"first","affiliation":[]},{"given":"K.","family":"Heron","sequence":"additional","affiliation":[]},{"given":"A.M.","family":"Koelmans","sequence":"additional","affiliation":[]},{"given":"A.V.","family":"Yakovlev","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(98)00047-2_BIB1","unstructured":"Advanced Micro Devices Inc., MACHXL Software User's Guide, Advanced Micro Devices Inc., P.O. Box 3453, Sunnydale, CA 94088, 1993"},{"key":"10.1016\/S1383-7621(98)00047-2_BIB2","doi-asserted-by":"crossref","unstructured":"K. van Berkel, J. Kessels, M. Roncken, R. Saeijs, F. Schalij, The VLSI \u2013 programming language tangram and its translation into handshake circuits, Proc. European Conference on Design Automation (EDAC) (1991) 384\u2013389","DOI":"10.1109\/EDAC.1991.206431"},{"issue":"2","key":"10.1016\/S1383-7621(98)00047-2_BIB3","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/54.282442","article-title":"Asynchronous circuits for low power: a DCC error corrector","volume":"11","author":"van Berkel","year":"1994","journal-title":"IEEE Design and Test of Computers"},{"key":"10.1016\/S1383-7621(98)00047-2_BIB4","unstructured":"Cypress semiconductor, WARP\u2122 VHDL development system: WARP synthesis compiler manual, Cypress Semiconductor, 3901 North First Street, San Jose, CA 95134, January 1995"},{"key":"10.1016\/S1383-7621(98)00047-2_BIB5","unstructured":"J. Cortadella, A. Kondratyev, M. Kishinevsky, L. Lavagno, A.V. Yakovlev, Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous circuits, Proc. 11th Conference on Design of Integrated Circuits and Systems (DCIS'96) Barcelona (1996) 205\u2013210"},{"key":"10.1016\/S1383-7621(98)00047-2_BIB6","doi-asserted-by":"crossref","unstructured":"S.B. Furber, P. Day, J.D. Garside, N.C. Paver, S. Temple, J.V. Woods, The design and evaluation of an asynchronous microprocessor, Proc. International Conf. Computer Design (ICCD) IEEE Computer Society Press, 1994","DOI":"10.1109\/ICCD.1994.331891"},{"key":"10.1016\/S1383-7621(98)00047-2_BIB7","doi-asserted-by":"crossref","unstructured":"S. Hauck, G. Borriello, S. Burns, C. Ebeling, MONTAGE: an FPGA for synchronous and asynchronous circuits, Second International Workshop on Field-Programmable Gate Arrays (Vienna), 1992","DOI":"10.1007\/3-540-57091-8_28"},{"issue":"3","key":"10.1016\/S1383-7621(98)00047-2_BIB8","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/MDT.1994.303848","article-title":"An FPGA for implementing asynchronous circuits","volume":"11","author":"Hauck","year":"1994","journal-title":"IEEE Design and Test of Computers"},{"issue":"1","key":"10.1016\/S1383-7621(98)00047-2_BIB9","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1109\/5.362752","article-title":"Asynchronous design methodologies: an overview","volume":"83","author":"Hauck","year":"1995","journal-title":"Proc. of the IEEE"},{"key":"10.1016\/S1383-7621(98)00047-2_BIB10","unstructured":"J.L. Henessey, D.A. Patterson, Computer Architecture: A Quantative Approach, Morgan Kaufman Publishers, Palo Alto, CA, 1990"},{"key":"10.1016\/S1383-7621(98)00047-2_BIB11","unstructured":"J.L. Henessey, D.A. Patterson, Computer Architecture: A Quantitative Approach, 2nd. ed., Morgan Kaufman Publishers, Palo Alto, CA, 1996"},{"key":"10.1016\/S1383-7621(98)00047-2_BIB12","unstructured":"L. Lloyd, The ADLX: an asynchronous RISC implementation of the DLX microprocessor architecture, Master's Thesis, Department of Computing Science, University of Newcastle upon Tyne, 1995"},{"key":"10.1016\/S1383-7621(98)00047-2_BIB13","unstructured":"L. Lloyd, A.V. Yakovlev, A.M. Koelmans, A 2-Phase asynchronous event driven buffer with completition detection signalling, Technical Report 573, Department of Computing Science, University of Newcastle, 1997"},{"issue":"4","key":"10.1016\/S1383-7621(98)00047-2_BIB14","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/5.24143","article-title":"Petri nets: properties, analysis and applications","volume":"77","author":"Murata","year":"1989","journal-title":"Proc. of the IEEE"},{"key":"10.1016\/S1383-7621(98)00047-2_BIB15","unstructured":"N.C. Paver, The design and implementation of an asynchronous microprocessor, Ph.D. Thesis, Department of Computer Science, University of Manchester, England, 1994"},{"issue":"2","key":"10.1016\/S1383-7621(98)00047-2_BIB16","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/40.592316","article-title":"Designing an asynchronous processor using Petri nets","volume":"17","author":"Semenov","year":"1997","journal-title":"IEEE Micro"},{"key":"10.1016\/S1383-7621(98)00047-2_BIB17","doi-asserted-by":"crossref","unstructured":"E.M. Sentovich, J.K. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, A. Sangiovanni-Vincentelli A, SIS: A system for sequential circuit synthesis, Technical Report UCB\/ERL M92\/41, Department of Computer Science, University of California, Electronics Research Laboratory Memorandum, Berkeley, 1992","DOI":"10.1109\/ICCD.1992.276282"},{"issue":"6","key":"10.1016\/S1383-7621(98)00047-2_BIB18","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1145\/63526.63532","article-title":"Micropipelines","volume":"32","author":"Sutherland","year":"1989","journal-title":"Communications of the ACM"},{"key":"10.1016\/S1383-7621(98)00047-2_BIB19","unstructured":"N.H.E. Weste, K. Eshraghain, Principles of CMOS VLSI Design, Addison-Wesley, Reading, MA, 1992"},{"key":"10.1016\/S1383-7621(98)00047-2_BIB20","doi-asserted-by":"crossref","first-page":"582","DOI":"10.1007\/3-540-56863-8_70","article-title":"Petri nets modeling in pipelined microprocessor design","volume":"691","author":"Zhang","year":"1997","journal-title":"Lecture Notes in Computer Science"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000472?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000472?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,8]],"date-time":"2020-01-08T08:14:50Z","timestamp":1578471290000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762198000472"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,6]]},"references-count":20,"journal-issue":{"issue":"12-13","published-print":{"date-parts":[[1999,6]]}},"alternative-id":["S1383762198000472"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(98)00047-2","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1999,6]]}}}