{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,6]],"date-time":"2024-12-06T05:17:45Z","timestamp":1733462265773,"version":"3.30.1"},"reference-count":29,"publisher":"Elsevier BV","issue":"12-13","license":[{"start":{"date-parts":[[1999,6,1]],"date-time":"1999-06-01T00:00:00Z","timestamp":928195200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1999,6]]},"DOI":"10.1016\/s1383-7621(98)00048-4","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"1001-1022","source":"Crossref","is-referenced-by-count":1,"title":["DataScalar: A memory-centric approach to computing"],"prefix":"10.1016","volume":"45","author":[{"given":"Stefanos","family":"Kaxiras","sequence":"first","affiliation":[]},{"given":"Doug","family":"Burger","sequence":"additional","affiliation":[]},{"given":"James R.","family":"Goodman","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"unstructured":"D. Burger, T.M. Austin, S. Bennett, Evaluating future microprocessors: the SimpleScalar tool set, Technical Report 1308, Computer Sciences Department, University of Wisconsin, Madison, WI, July 1996","key":"10.1016\/S1383-7621(98)00048-4_BIB1"},{"doi-asserted-by":"crossref","unstructured":"D. Burger, J.R. Goodman, A. K\u00e4gi, Memory bandwidth limitations of future microprocessors, in: Proceedings of The 23rd Annual International Symposium on Computer Architecture, May 1996, pp. 79\u201390","key":"10.1016\/S1383-7621(98)00048-4_BIB2","DOI":"10.1145\/232973.232983"},{"doi-asserted-by":"crossref","unstructured":"D. Burger, S. Kaxiras, J.R. Goodman, DataScalar architectures, in: 24th International Symposium on Computer Architecture (ISCA), June 1997","key":"10.1016\/S1383-7621(98)00048-4_BIB3","DOI":"10.1145\/264107.264215"},{"doi-asserted-by":"crossref","unstructured":"D. Callahan, K. Kennedy, A. Porterfield, Software prefetching, in: Proceedings of The Fourth Symposium on Architectural Support for Programming Languages and Operating Systems, April 1991, pp. 40\u201352","key":"10.1016\/S1383-7621(98)00048-4_BIB4","DOI":"10.1145\/106972.106979"},{"doi-asserted-by":"crossref","unstructured":"T.-F. Chen, J.-L. Baer, A performance study of software and hardware data prefetching schemes, in: Proceedings of The 21st Annual International Symposium on Computer Architecture, April 1994, pp. 223\u2013232","key":"10.1016\/S1383-7621(98)00048-4_BIB5","DOI":"10.1109\/ISCA.1994.288147"},{"doi-asserted-by":"crossref","unstructured":"W.Y. Chen, S.A. Mahlke, P.P. Chang, Wen mei W. Hwu, Data access microarchitectures for superscalar processors with compiler-assisted data prefetching, in: Proceedings of The 24th International Symposium on Microarchitecture, November 1991, pp. 69\u201373","key":"10.1016\/S1383-7621(98)00048-4_BIB6","DOI":"10.1145\/123465.123478"},{"doi-asserted-by":"crossref","unstructured":"K.I. Farkas, N.P. Jouppi, Complexity\/Performance tradeoffs with non-blocking loads, in: Proceedings of The 21st Annual International Symposium on Computer Architecture, April 1994, pp. 211\u2013222","key":"10.1016\/S1383-7621(98)00048-4_BIB7","DOI":"10.1109\/ISCA.1994.288148"},{"unstructured":"M. Franklin, The multiscalar architecture. Ph.D. Thesis, University of Wisconsin, Madison, WI, December 1993","key":"10.1016\/S1383-7621(98)00048-4_BIB8"},{"doi-asserted-by":"crossref","unstructured":"J.W.C. Fu, J.H. Patel, B.L. Janssens, Stride directed prefetching in scalar processor, in: Proceedings of The 25th International Symposium on Microarchitecture, December 1992, pp. 102\u2013110","key":"10.1016\/S1383-7621(98)00048-4_BIB9","DOI":"10.1109\/MICRO.1992.697004"},{"issue":"5","key":"10.1016\/S1383-7621(98)00048-4_BIB10","doi-asserted-by":"crossref","first-page":"391","DOI":"10.1109\/TC.1984.1676454","article-title":"A massive memory machine","volume":"C-33","author":"Garcia-Molina","year":"1984","journal-title":"IEEE Transactions on Computers"},{"unstructured":"M. Horiguchi et al., An experimental 220MHz 1Gb DRAM, in: Proceedings of The 1995 International Solid-State Circuits Conference, Hitachi, February 1995, pp. 252 & 253","key":"10.1016\/S1383-7621(98)00048-4_BIB11"},{"issue":"6","key":"10.1016\/S1383-7621(98)00048-4_BIB12","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/2.55503","article-title":"Scalable coherent interface","volume":"23","author":"James","year":"1990","journal-title":"IEEE Computer"},{"unstructured":"S. Kaxiras, R. Sugumar, J. Schwarzmeier, Distributed vector architecture: beyond a single vector, in: IRAM Workshop on Mixing Logic and DRAM: Chips that Compute and Remember, Denver, Colorado, 1 June 1997","key":"10.1016\/S1383-7621(98)00048-4_BIB13"},{"doi-asserted-by":"crossref","unstructured":"A.C. Klaiber, H.M. Levy, An architecture for software-controlled data prefetching, in: Proceedings of The 18th Annual International Symposium on Computer Architecture, May 1991, pp. 43\u201353","key":"10.1016\/S1383-7621(98)00048-4_BIB14","DOI":"10.1145\/115952.115958"},{"unstructured":"D. Kroft, Lockup-free instruction fetch\/prefetch cache organization, in: Proceedings of The Eighth Annual International Symposium on Computer Architecture, May 1981, pp. 81\u201387","key":"10.1016\/S1383-7621(98)00048-4_BIB15"},{"doi-asserted-by":"crossref","unstructured":"J. Laudon, A. Gupta, M. Horowitz, Interleaving: a multithreading technique targeting multiprocessors and workstations, in: Proceedings of The Sixth Symposium on Architectural Support for Programming Languages and Operating Systems, October 1994, pp. 308\u2013318","key":"10.1016\/S1383-7621(98)00048-4_BIB16","DOI":"10.1145\/195473.195576"},{"doi-asserted-by":"crossref","unstructured":"T.C. Mowry, M.S. Lam, A. Gupta, Design and evaluation of a compiler algorithm for prefetching, in: Proceedings of The Fifth Symposium on Architectural Support for Programming Languages and Operating Systems, October 1992, pp. 62\u201373","key":"10.1016\/S1383-7621(98)00048-4_BIB17","DOI":"10.1145\/143365.143488"},{"unstructured":"K. Murakami, PPRAM: A 21st Century's microprocessor architecture, in: Computer Architecture Seminar, UW-Madison, October 1995","key":"10.1016\/S1383-7621(98)00048-4_BIB18"},{"unstructured":"D. Patterson, T. Anderson, K. Yelick, The case for IRAM, in: Proceedings of HOT Chips 8, Stanford, CA, August 1996","key":"10.1016\/S1383-7621(98)00048-4_BIB19"},{"doi-asserted-by":"crossref","unstructured":"A. Saulsbury, F. Pong, A. Nowatzyk, Missing the memory wall: the case for processor\/memory integration, in: Proceedings of The 23rd Annual International Symposium on Computer Architecture, May 1996","key":"10.1016\/S1383-7621(98)00048-4_BIB20","DOI":"10.1145\/232973.232984"},{"doi-asserted-by":"crossref","unstructured":"S.L. Scott, J.R. Goodman, M.K. Vernon, Performance of the SCI ring, in: Proceedings of The 19th Annual International Symposium on Computer Architecture, May 1992, pp. 403\u2013414","key":"10.1016\/S1383-7621(98)00048-4_BIB21","DOI":"10.1145\/146628.140404"},{"doi-asserted-by":"crossref","unstructured":"T. Shimizu et al., A multimedia 32b RISC microprocessor with 16Mb DRAM, in: Proceedings of The 1996 International Solid-State Circuits Conference, Mitsubishi Electric Co., February 1996, pp. 216 & 217","key":"10.1016\/S1383-7621(98)00048-4_BIB22","DOI":"10.1109\/ISSCC.1996.488577"},{"doi-asserted-by":"crossref","unstructured":"B.J. Smith, Architecture and applications of the HEP multiprocessor computer system, in: Real-Time Signal Processing IV, 1981, pp. 241\u2013248","key":"10.1016\/S1383-7621(98)00048-4_BIB23","DOI":"10.1117\/12.932535"},{"unstructured":"IEEE Computer Society, Scalable Coherent Interface (SCI), ANSI\/IEEE Std 1596-1992, August 1993","key":"10.1016\/S1383-7621(98)00048-4_BIB24"},{"issue":"3","key":"10.1016\/S1383-7621(98)00048-4_BIB25","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1109\/12.48865","article-title":"Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers","volume":"39","author":"Sohi","year":"1990","journal-title":"IEEE Transactions on Computers"},{"doi-asserted-by":"crossref","unstructured":"G.S. Sohi, S.E. Breach, T.N. Vijaykumar, Multiscalar processors, in: Proceedings of The 22nd Annual International Symposium on Computer Architecture, June 1995, pp. 414\u2013425","key":"10.1016\/S1383-7621(98)00048-4_BIB26","DOI":"10.1145\/223982.224451"},{"unstructured":"Standard Performance Evaluation Corporation, SPEC Newsletter, Fairfax, VA, September 1995","key":"10.1016\/S1383-7621(98)00048-4_BIB27"},{"issue":"1","key":"10.1016\/S1383-7621(98)00048-4_BIB28","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1147\/rd.111.0025","article-title":"An efficient algorithm for exploiting multiple arithmetic units","volume":"11","author":"Tomasulo","year":"1967","journal-title":"IBM Journal of Research and Development"},{"unstructured":"J.H. Yoo et al., A 32-bank 1Gb DRAM with 1 GB\/s Bandwidth, in: Proceedings of The 1996 International Solid-State Circuits Conference, Samsung Electronics Co., February 1996, pp. 378\u2013379","key":"10.1016\/S1383-7621(98)00048-4_BIB29"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000484?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000484?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,5]],"date-time":"2024-12-05T18:59:09Z","timestamp":1733425149000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762198000484"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,6]]},"references-count":29,"journal-issue":{"issue":"12-13","published-print":{"date-parts":[[1999,6]]}},"alternative-id":["S1383762198000484"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(98)00048-4","relation":{},"ISSN":["1383-7621"],"issn-type":[{"type":"print","value":"1383-7621"}],"subject":[],"published":{"date-parts":[[1999,6]]}}}