{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T01:54:15Z","timestamp":1649123655941},"reference-count":20,"publisher":"Elsevier BV","issue":"12-13","license":[{"start":{"date-parts":[[1999,6,1]],"date-time":"1999-06-01T00:00:00Z","timestamp":928195200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1999,6]]},"DOI":"10.1016\/s1383-7621(98)00051-4","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"1075-1095","source":"Crossref","is-referenced-by-count":0,"title":["Enhancing multiple-path speculative execution with predicate window shifting"],"prefix":"10.1016","volume":"45","author":[{"given":"Jenn-Yuan","family":"Tsai","sequence":"first","affiliation":[]},{"given":"Pen-Chung","family":"Yew","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(98)00051-4_BIB1","unstructured":"A.V. Aho, R. Sethi, J.D. Ullman, Compilers: Principles, Techniques and Tools, Addison-Wesley, Massachusetts, MA, 1986"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB2","doi-asserted-by":"crossref","unstructured":"H. Ando, C. Nakanishi, T. Hara, M. Nakaya, Unconstrained speculative execution with predicated state buffering, in: Proceedings of the 22th International Symposium on Computer Architecture, 1995, pp. 126\u2013137","DOI":"10.1145\/223982.224367"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB3","doi-asserted-by":"crossref","unstructured":"P.O. Chang, S.A. Mahlke, W.Y. Chen, N.J. Warter, W.W. Hwu, IMPACT: An architectural framework for multiple-instruction-issue processors, in: Proceedings of the 18th International Symposium on Computer Architecture, 1991, pp. 266\u2013275","DOI":"10.1145\/115952.115979"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB4","doi-asserted-by":"crossref","unstructured":"R.P. Colwell, R.P. Nix, J.J. O'Donnell, D.B. Papworth, P.K. Rodman, A VLIW architecture for a trace scheduling compiler, in: Proceedings of Second International Conference on Architectural Support for Programming Languages and Operating Systems, 1987, pp. 180\u2013192","DOI":"10.1145\/36204.36201"},{"issue":"7","key":"10.1016\/S1383-7621(98)00051-4_BIB5","doi-asserted-by":"crossref","first-page":"478","DOI":"10.1109\/TC.1981.1675827","article-title":"Trace scheduling: A technique for global microcode compaction","volume":"C-30","author":"Fisher","year":"1981","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB6","doi-asserted-by":"crossref","unstructured":"P.Y.T. Hsu, E.S. Davidson, Highly Concurrent Scalar Processing, in: Proceedings of the 13th International Symposium on Computer Architecture, 1986, pp. 386\u2013395","DOI":"10.1145\/17356.17401"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB7","unstructured":"Mike Johnson, Superscalar Microprocessor Design, Prentice Hall, Englewood Cliffs, NJ, 1991"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB8","doi-asserted-by":"crossref","unstructured":"M.S. Lam, R.P. Wilson, Limits of Control Flow on Parallelism, in: Proceedings of the 19th International Symposium on Computer Architecture, 1992, pp. 46\u201357","DOI":"10.1145\/139669.139702"},{"issue":"1","key":"10.1016\/S1383-7621(98)00051-4_BIB9","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MC.1984.1658927","article-title":"Branch prediction strategies and branch target buffer design","volume":"17","author":"Lee","year":"1984","journal-title":"IEEE Computer"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB10","doi-asserted-by":"crossref","unstructured":"S.A. Mahlke, W.Y. Chen, B.R. Rau, W.W. Hwu, M.S. Schlansker, Sentinel scheduling for VLIW and superscalar processors, in: Proceedings of Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, pp. 238\u2013247","DOI":"10.1145\/143365.143529"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB11","doi-asserted-by":"crossref","unstructured":"S.A. Mahlke, R.E. Hank, D.C. Lin, W.Y. Chen, R.A. Bringmann, Effective compiler support for predicated execution using the hyperblock, in: Proceedings of MICRO-25, 1992, pp. 45\u201354","DOI":"10.1109\/MICRO.1992.696999"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB12","doi-asserted-by":"crossref","unstructured":"S.A. Mahlke, R.E. Hank, J.E. McCormick, D.I. August, W.W. Hwu, A comparison of full and partial predicated execution support for ILP processors, in: Proceedings of the 22nd International Symposium on Computer Architecture, 1995, pp. 138\u2013149","DOI":"10.1145\/223982.225965"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB13","doi-asserted-by":"crossref","unstructured":"D.N. Pnevmatikatos, G.S. Sohi, Guarded execution and branch prediction in dynamic ILP processors, in: Proceedings of the 21st International Symposium on Computer Architecture, 1994, pp. 120\u2013129","DOI":"10.1109\/ISCA.1994.288156"},{"issue":"1","key":"10.1016\/S1383-7621(98)00051-4_BIB14","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/2.19820","article-title":"The Cydra 5 departmental supercomputer","volume":"22","author":"Ramakrishna Rau","year":"1989","journal-title":"IEEE Computer"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB15","doi-asserted-by":"crossref","unstructured":"J.E. Smith, A.R. Pleszkun, Implementation of precise interrupts in pipelined processors, in: Proceedings of the 12th International Symposium on Computer Architecture, 1985, pp. 36\u201344","DOI":"10.1145\/327070.327125"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB16","unstructured":"M.D. Smith, Tracing with pixie, Technical report, Stanford University, Stanford, California 94305, November 1991, Technical Report CSL-TR-91-497"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB17","doi-asserted-by":"crossref","unstructured":"M.D. Smith, M.A. Horowitz, M.S. Lam, Efficient superscalar performance through boosting, in: Proceedings of Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, pp. 248\u2013259","DOI":"10.1145\/143365.143534"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB18","doi-asserted-by":"crossref","unstructured":"M.D. Smith, M.S. Lam, M.A. Horowitz, Boosting beyond static scheduling in a superscalar processor, in: Proceedings of the 17th International Symposium on Computer Architecture, 1990, pp. 344\u2013455","DOI":"10.1145\/325164.325160"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB19","unstructured":"M. Srinivas, A. Nicolau, V.H. Allan, An approach to combine predicated\/speculative execution for programs with unpredictable branches, in: Proceedings of the IFIP WG10.3 Working Conference on Parallel Architectures and Compilation Techniques, 1994, pp. 147\u2013156"},{"key":"10.1016\/S1383-7621(98)00051-4_BIB20","doi-asserted-by":"crossref","unstructured":"D.W. Wall, Limits of instruction-level parallelism, in: Proceedings of Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, 1991, pp. 176\u2013188","DOI":"10.1145\/106972.106991"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000514?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000514?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,11]],"date-time":"2020-01-11T03:31:19Z","timestamp":1578713479000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762198000514"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,6]]},"references-count":20,"journal-issue":{"issue":"12-13","published-print":{"date-parts":[[1999,6]]}},"alternative-id":["S1383762198000514"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(98)00051-4","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1999,6]]}}}