{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,6]],"date-time":"2024-12-06T05:17:43Z","timestamp":1733462263689,"version":"3.30.1"},"reference-count":15,"publisher":"Elsevier BV","issue":"12-13","license":[{"start":{"date-parts":[[1999,6,1]],"date-time":"1999-06-01T00:00:00Z","timestamp":928195200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1999,6]]},"DOI":"10.1016\/s1383-7621(98)00053-8","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"1111-1137","source":"Crossref","is-referenced-by-count":4,"title":["Bounds modelling and compiler optimizations for superscalar performance tuning"],"prefix":"10.1016","volume":"45","author":[{"given":"Pradip","family":"Bose","sequence":"first","affiliation":[]},{"given":"Sunil","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Francis P","family":"O'Connell","sequence":"additional","affiliation":[]},{"given":"William A","family":"Ciarfella","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/S1383-7621(98)00053-8_BIB1","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1147\/rd.341.0037","article-title":"Machine organization of the IBM RISC System\/6000 processor","volume":"36","author":"Grohoski","year":"1990","journal-title":"IBM J. Res. Develop."},{"key":"10.1016\/S1383-7621(98)00053-8_BIB2","doi-asserted-by":"crossref","unstructured":"S. Song, M. Denman, J. Chang, The PowerPC 604 RISC microprocessor, IEEE Micro, October 1994, pp. 8\u201317, .","DOI":"10.1109\/MM.1994.363071"},{"key":"10.1016\/S1383-7621(98)00053-8_BIB3","doi-asserted-by":"crossref","unstructured":"D. Levitan, T. Thomas, P. Tu, The PowerPC 620TM microprocessor: a high performance superscalar RISC microprocessor, Proceedings of COMPCON, March 1995, pp. 285\u2013291","DOI":"10.1109\/CMPCON.1995.512398"},{"key":"10.1016\/S1383-7621(98)00053-8_BIB4","doi-asserted-by":"crossref","unstructured":"S.W. White, S. Dhawan, POWER2: Next generation of the RISC system\/6000 family, in PowerPC and POWER2: technical aspects of the new IBM RISC system\/6000, IBM Corporation, Publication no. SA23-2737-00, 1994.","DOI":"10.1147\/rd.385.0493"},{"key":"10.1016\/S1383-7621(98)00053-8_BIB5","unstructured":"L. Gwennap, IBM crams Power2 on to single chip, Microprocessor Report, 26 August, 1996."},{"key":"10.1016\/S1383-7621(98)00053-8_BIB6","unstructured":"H.Q. Le, P. Bose, D. Schroter, M. Mayfield, Design point definition of the core microarchitecture of a high end PowerPCTM processor (under clearance for publication)."},{"issue":"1\/2","key":"10.1016\/S1383-7621(98)00053-8_BIB7","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1147\/rd.391.0113","article-title":"Architectural timing verification of CMOS RISC processors","volume":"39","author":"Bose","year":"1995","journal-title":"IBM J. Res. & Develop."},{"key":"10.1016\/S1383-7621(98)00053-8_BIB8","unstructured":"E.L. Hannon, F.P.O' Connell, L.J. Shieh, POWER2 performance on engineering\/scientific applications, in PowerPC and POWER2: Technical Aspects of the New IBM RISC\/System\/6000TM, IBM Publication no. SA23-2737-00, 1994; see also, Proceedings of ICCD, October 1994, pp. 336\u2013339."},{"key":"10.1016\/S1383-7621(98)00053-8_BIB9","doi-asserted-by":"crossref","unstructured":"J.E. Smith, A.R. Pleszkun, Implementation of precise interrupts in pipelined processors, Proceedings of the International Symposium on Computer Architecture (ISCA), 1985, pp. 36\u201344.","DOI":"10.1145\/327070.327125"},{"key":"10.1016\/S1383-7621(98)00053-8_BIB10","doi-asserted-by":"crossref","unstructured":"P.Y.-T Hsu, Design of the TFP Microprocessor, Proceedings of the IEEE Micro, 1994.","DOI":"10.1109\/40.272835"},{"key":"10.1016\/S1383-7621(98)00053-8_BIB11","doi-asserted-by":"crossref","unstructured":"W. Magione-Smith, T.P. Shieh, S.G. Abraham, E.S. Davidson, Approaching a machine application-bound in delivered performance on scientific code, Proceedings of the IEEE, vol. 81, August 1993, pp. 1166\u20131178.","DOI":"10.1109\/5.236193"},{"issue":"4","key":"10.1016\/S1383-7621(98)00053-8_BIB12","doi-asserted-by":"crossref","first-page":"345","DOI":"10.1145\/197405.197406","article-title":"Compiler transformations for high-performance computing","volume":"26","author":"Bacon","year":"1994","journal-title":"ACM Computing Surveys"},{"key":"10.1016\/S1383-7621(98)00053-8_BIB13","doi-asserted-by":"crossref","unstructured":"C. May, E. Silha, R. Simpson, H. Warren, (Eds.), The PowerPC Architecture: A Specification for a New Family of RISC Processors, Morgan Kaufmann, San Francisco, CA, 2nd ed., May 1994.","DOI":"10.1109\/MM.1994.363078"},{"key":"10.1016\/S1383-7621(98)00053-8_BIB14","unstructured":"P. Bose, J.-D. Wellman, Compiler-aided loop tuning opportunities for high-end PowerPCTM Machines, Proceedings of the Workshop on Interaction between Compilers and Computer Architectures (held in conjunction with third International Symposium on High-Performance Computer Architecture, HPCA-3), Feb. 1997; available as an IBM Research Report."},{"key":"10.1016\/S1383-7621(98)00053-8_BIB15","unstructured":"P. Bose, Performance analysis and verification of super scalar processors, IBM Research Report RC 20094, June 1995; parts of this were presented as a talk at the ISCA-95 workshop on pre-silicon performance analysis and validation, Santa Margherita, Italy, 1995."}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000538?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000538?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,5]],"date-time":"2024-12-05T18:58:46Z","timestamp":1733425126000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762198000538"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,6]]},"references-count":15,"journal-issue":{"issue":"12-13","published-print":{"date-parts":[[1999,6]]}},"alternative-id":["S1383762198000538"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(98)00053-8","relation":{},"ISSN":["1383-7621"],"issn-type":[{"type":"print","value":"1383-7621"}],"subject":[],"published":{"date-parts":[[1999,6]]}}}