{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,30]],"date-time":"2022-12-30T21:53:44Z","timestamp":1672437224330},"reference-count":38,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,1]]},"DOI":"10.1016\/s1383-7621(98)00079-4","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"209-223","source":"Crossref","is-referenced-by-count":1,"title":["An improved register\u2013transfer level functional partitioning approach for testability"],"prefix":"10.1016","volume":"46","author":[{"given":"Tianruo","family":"Yang","sequence":"first","affiliation":[]},{"given":"Zebo","family":"Peng","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(98)00079-4_BIB1","doi-asserted-by":"crossref","unstructured":"M. Abadir, J. Newman, Partitioning hierarchical designs for testability, in Proceedings of International Test Conference, 1991, pp. 174\u2013183","DOI":"10.1109\/TEST.1991.519508"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB2","doi-asserted-by":"crossref","unstructured":"L. Avra, Allocation and assignment in high level synthesis for self-testable data paths, in Proceedings of the International Test Conference, 1991, pp. 463\u2013472","DOI":"10.1109\/TEST.1991.519708"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB3","doi-asserted-by":"crossref","unstructured":"S. Chakradhar, A. Balakrishnan, V.D. Agrawal, An exact algorithm for selecting partial scan flip-flops, in Proceedings of Design Automation Conference, 1994, pp. 81\u201386","DOI":"10.1145\/196244.196285"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB4","doi-asserted-by":"crossref","unstructured":"K.T. Cheng, V.D. Agrawal, A partial scan method for sequential circuits with feedbacks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39 (4) (1990) 538\u2013544","DOI":"10.1109\/12.54847"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB5","doi-asserted-by":"crossref","unstructured":"K. De, P. Banerjee, A system for logic partitioning and resynthesis for testability, IEEE Transactions on VLSI Systems 1 (4) (1993)","DOI":"10.1109\/92.250199"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB6","unstructured":"P. Dewilde, E. Deprettere, R. Nouta, Parallel and pipelined VLSI implementation of signal processing algorithms, in: S.Y.K. et al. (Eds.), VLSI and Modern Signal Processing, Prentice-Hall, Englewood Cliffs, NJ, 1985, pp. 257\u2013264"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB7","unstructured":"M.L. Flottes, B. Rouzeyre, Testability driven synthesis of non-scan data paths, in: IEEE European Test Workshop, Montpellier, France, 1996, pp. 136\u2013142"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB8","unstructured":"M.R. Garey, D.S. Johnson, Computers and Intractability, A Guide to the Theory of NP-Completeness, Freeman, San Francisco, 1979"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB9","doi-asserted-by":"crossref","unstructured":"C.H. Gebotys, M.I. Elmasry, Vlsi design synthesis with testability, in Proceedings of the ACM\/IEEE Design Automation Conference, 1988, pp. 16\u201321","DOI":"10.1109\/DAC.1988.14728"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB10","doi-asserted-by":"crossref","unstructured":"L.H. Goldstein, Controllability\/observability analysis of digital circuits, IEEE Transactions on Circuits and Systems, CAS-26 (9) 1979 685\u2013693","DOI":"10.1109\/TCS.1979.1084687"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB11","unstructured":"X. Gu, Register\u2013Transfer level testability improvement by testability analysis and transformations, PhD thesis, Department of Computer Science, Link\u00f6ping University, 1996"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB12","unstructured":"X. Gu, K. Kuchcinski, Z. Peng, Testability analysis and improvement from VHDL behavioral specifications, in Proceedings of the European Design Automation Conference with EURO-VHDL, 1994"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB13","unstructured":"X. Gu, K. Kuchcinski, Z. Peng, An efficient and economic partitioning approach for testability, in Proceedings of International Test Conference, Washington DC, 1995"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB14","unstructured":"X. Gu, E. Larsson, K. Kuchcinski, Z. Peng, A controller testability and enhancement technique, in Proceedings of European Design and Test Conference, Paris, France, 1997, pp. 153\u2013157"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB15","doi-asserted-by":"crossref","unstructured":"R. Gupta, R. Gupta, M.A. Breuer, The BALLAST methodology for structured partial scan design, IEEE Transaction on Computers, 39 (4) 1990, 538\u2013544","DOI":"10.1109\/12.54846"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB16","doi-asserted-by":"crossref","unstructured":"R. Gupta, R. Srinivasan, M.A. Breuer, Reorganizing circuits to aid testability, IEEE Design and Test of Computers, 1991, pp. 49\u201357","DOI":"10.1109\/54.84244"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB17","doi-asserted-by":"crossref","unstructured":"I.G. Harris, A. Orailoglu, Microarchitectural synthesis of VLSI designs with high test concurrency, in Proceedings of 31st ACM\/IEEE Design Automation Conference, 1994, pp. 206\u2013211","DOI":"10.1145\/196244.196353"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB18","doi-asserted-by":"crossref","unstructured":"D.H. Lee, S.M. Reddy, On determining scan flip-flops in partial-scan designs, in Proceedings of International Conference on Computer-Aided Design, 1990, pp. 322\u2013325","DOI":"10.1109\/ICCAD.1990.129914"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB19","doi-asserted-by":"crossref","unstructured":"T.C. Lee, Behavioral synthesis of highly testable data path in VLSI digital circuits, PhD thesis, Department of Electrical Engineering, Princeton University, 1993","DOI":"10.1109\/TEST.1993.470628"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB20","doi-asserted-by":"crossref","unstructured":"T.C. Lee, W.H. Wolf, N.K. Jha, Behavioral synthesis for easy testability in data path scheduling, in Proceedings of the International Conference on Computer-Aided Design, 1992, pp. 616\u2013619","DOI":"10.1109\/ICCAD.1992.279303"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB21","doi-asserted-by":"crossref","unstructured":"T.C. Lee, W.H. Wolf, N.K. Jha, J.M. Acken, Behavioral synthesis for easy testability in data path allocation, in Proceedings of the International Conference on Computer Design, 1992, pp. 29\u201332","DOI":"10.1109\/ICCD.1992.276212"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB22","doi-asserted-by":"crossref","unstructured":"R. Lisanke, F. Braglez, A.J. Degues, D. Gregory, Testability-driven random test pattern generation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 6, 1987, 1082\u20131087","DOI":"10.1109\/TCAD.1987.1270348"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB23","doi-asserted-by":"crossref","unstructured":"E. Macii. A.R. Meo, A test generation program for sequential circuits, Journal of Electronic Testing: Theory and Applications, 5, 1994","DOI":"10.1007\/BF00971967"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB24","doi-asserted-by":"crossref","unstructured":"A. Mujumdar, R. Jain, K. Saluja, Incorporating testability considerations in high level synthesis, Journal of Electronic Testing: Theory and Applications, 5, 1992, 43\u201355","DOI":"10.1007\/BF00971962"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB25","doi-asserted-by":"crossref","unstructured":"C.A. Papachristou, S. Chiu, H. Harmanani, A data path synthesis method for self-testable designs, in Proceedings of 28th Design Automation Conference, 1991, pp. 378\u2013384","DOI":"10.1145\/127601.127698"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB26","doi-asserted-by":"crossref","unstructured":"C.A. Papachristou, S. Chiu, H. Harmanani, SYNTEST: a method for high-level SYNthesis with self-TESTability, in Proceedings of IEEE International Conference on Computer Design, 1991, pp. 458\u2013462","DOI":"10.1109\/ICCD.1991.139947"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB27","unstructured":"S. Park, S.B. Akers, A graph theoretic approach to partial scan design by k-cycle elimination, in Proceedings of International Test Conference, 1992, pp. 303\u2013311"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB28","unstructured":"I. Parulkar, S. Gupta, M. Breuer, Scheduling data flow graphics for minimizing BIST resources in data paths, in Proceedings of Design, Automation and Test in Europe (DATE-98), Paris, France, 1998"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB29","doi-asserted-by":"crossref","unstructured":"P.G. Paulin, J.P. Knight, Forced-directed scheduling for the behavioral synthesis of ASIC's, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 8, 1989, 661\u2013678","DOI":"10.1109\/43.31522"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB30","doi-asserted-by":"crossref","unstructured":"P.G. Paulin, J.P. Knight, E.F. Girczyc, HAL: a multi-paradigm approach to automatic data path synthesis, in Proceedings of Design Automation Conference, 1986, pp. 263\u2013270","DOI":"10.1145\/318013.318055"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB31","doi-asserted-by":"crossref","unstructured":"Z. Peng, K. Kuchcinski, Automated transformation of algorithms into register\u2013transfer level implementations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, pp. 150\u2013166","DOI":"10.1109\/43.259939"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB32","doi-asserted-by":"crossref","unstructured":"S.M. Reddy, R. Dandapani, Scan design using standard Flip-Flops, IEEE Design and Test, 1987, pp. 52\u201354","DOI":"10.1109\/MDT.1987.295115"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB33","unstructured":"E. Trischler, Incomplete scan path with an automatic test generation approach, in Proceedings of International Test Conference, 1980, pp. 153\u2013162"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB34","doi-asserted-by":"crossref","unstructured":"B. Vinnakota, N.K. Jha, Synthesis of sequential circuits for parallel scan, in Proceedings of European Conference of Design Automation, Brussels, Belgium, 1992","DOI":"10.1109\/EDAC.1992.205956"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB35","doi-asserted-by":"crossref","unstructured":"M.J.Y. Williams, J.B. Angell, Enhancing testability of large scale integrated circuit via test points and additional logic, IEEE Transactions on Computers, C-22, 1973, 46\u201360","DOI":"10.1109\/T-C.1973.223600"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB36","unstructured":"T. Yang, Z. Peng, Incremental testability analysis for design transformations, in Proceedings of The NORCHIPS-97 Conference, Tallinn, Estonia, 1997, 267\u2013274"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB37","doi-asserted-by":"crossref","unstructured":"T. Yang, Z. Peng, An efficient algorithm to integrate scheduling and allocation high-level test synthesis, in Proceedings of Design, Automation and Test in Europe (DATE-98), Paris, France, 1998, 74\u201381","DOI":"10.1109\/DATE.1998.655839"},{"key":"10.1016\/S1383-7621(98)00079-4_BIB38","unstructured":"T. Yang, Z. Peng, Incremental testability analysis for partial scan selection and design transformations, To appear on International Journal of Electronic Testing: Theory and Applications (JETTA), 1999 (14) 101\u2013111"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000794?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762198000794?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,28]],"date-time":"2020-01-28T21:35:56Z","timestamp":1580247356000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762198000794"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,1]]},"references-count":38,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2000,1]]}},"alternative-id":["S1383762198000794"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(98)00079-4","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2000,1]]}}}