{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T18:12:16Z","timestamp":1648923136236},"reference-count":21,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,1]]},"DOI":"10.1016\/s1383-7621(99)00004-1","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"243-258","source":"Crossref","is-referenced-by-count":3,"title":["Multiple context multithreaded superscalar processor architecture"],"prefix":"10.1016","volume":"46","author":[{"given":"K.S.","family":"Loh","sequence":"first","affiliation":[]},{"given":"W.F.","family":"Wong","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(99)00004-1_BIB1","doi-asserted-by":"crossref","unstructured":"A. Agarwal, B.-H. Lim, D. Kranz, J. Kubiatowicz, APRIL: A processor architecture for multiprocessing, in: Proceedings of the 17th Annual International Symposium on Computer Architecture, May 1990","DOI":"10.1145\/325164.325119"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB2","doi-asserted-by":"crossref","unstructured":"R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, B. Smith, The tera computer systems, in: Proceedings of the International Conference of Supercomputing, June 1990","DOI":"10.1145\/77726.255132"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB3","doi-asserted-by":"crossref","unstructured":"B. Boothe, A. Ranade, Improved multithreading techniques for hiding communication latency in multiprocessors, in: Proceedings of the 19th Annual International Symposium on Computer Architecture, 1992","DOI":"10.1145\/139669.139729"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB4","doi-asserted-by":"crossref","unstructured":"H. John Edmondson, Paul Rubinfeld, Ronald Preston, Vidya Rajagopalan, Superscalar Instruction Execution in the 21164 Alpha Microprocessor, IEEE Micro, April 1995","DOI":"10.1109\/40.372349"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB5","doi-asserted-by":"crossref","unstructured":"A. Eustace, A. Srivastava, ATOM: A Flexible Interface for Building High Performance Program Analysis Tool, WRL Technical Note July 1994","DOI":"10.1145\/178243.178260"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB6","doi-asserted-by":"crossref","unstructured":"M. Gulati, N. Bagherzadeh, Performance study of a multithreaded superscalar microprocessor, in: Proceedings of the International Symposium of High Performance Computer architecture, ACM, 1996","DOI":"10.1109\/HPCA.1996.501194"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB7","doi-asserted-by":"crossref","unstructured":"H.R. Halstead Jr., T. Fujita, MASA: A multithreaded processor architecture for parallel symbolic computing, in: Proceedings of the 15th Annual International Symposium of Computer Architecture, June 1988","DOI":"10.1109\/ISCA.1988.5255"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB8","doi-asserted-by":"crossref","unstructured":"H. Hirata, K. Kimura, S. Nagamine et al., An elementary processor architecture with simultaneous instruction issuing from multiple threads, in: Proceedings of the International Conference of Computer Architecture, 1992","DOI":"10.1145\/139669.139710"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB9","unstructured":"S. Hily, A. Seznec, Contention on Second Level Cache may Limit the Effectiveness of Simultaneous Multithreading, Technical Report PI-1086, IRISA, France, 1997"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB10","doi-asserted-by":"crossref","unstructured":"J.L. Lo, S.J. Eggers, J.S. Emer, H.M. Levy, R.L. Stamm, D.M. Tullsen, Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading, ACM Transactions on Computer Systems, August 1997","DOI":"10.1145\/263326.263382"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB11","unstructured":"K.S. Loh, M.K. Quek, W.F. Wong, SPATS \u2013 Accurate and flexible simulation of superscalar processors, in: Third Australasian Computer Architecture Conference, February 1998, Perth, Australia"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB12","doi-asserted-by":"crossref","unstructured":"A. Srivastava, A. Eustace, ATOM: A System for Building Customized Program Analysis Tools, WRL Research Report March 1994","DOI":"10.1145\/178243.178260"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB13","doi-asserted-by":"crossref","unstructured":"B.J. Smith, Architecture and applications of the HEP multiprocessors system, in: Proceedings of the SPIE \u2013 Real Time Signal Processing, August 1981","DOI":"10.1117\/12.932535"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB14","doi-asserted-by":"crossref","unstructured":"E.J. Smith, A.R. Pleszkun, Implementation of precise interrupts in pipelined processors, in: Proceedings of the 12th Annual International Symposium on Computer Architecture, 1985","DOI":"10.1145\/327070.327125"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB15","doi-asserted-by":"crossref","unstructured":"J.P. Singh, W.-D. Weber, A. Gupta, SPLASH: Stanford Parallel Applications for Shared Memory, Computer Architecture News, March 1992","DOI":"10.1145\/130823.130824"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB16","unstructured":"The UltraSPARC Processor \u2013 Technology White Paper The UltraSPARC Architecture, Sun Microsystems Inc., 1995"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB17","doi-asserted-by":"crossref","unstructured":"D.M. Tullsen, S.J. Eggers, H.M. Levy, Simultaneous multithreading: Maximizing on-Chip parallelism, in: Proceedings of the 22nd Annual International Symposium on Computer Architecture, June 1995","DOI":"10.1145\/223982.224449"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB18","doi-asserted-by":"crossref","unstructured":"D.M. Tullsen, S.J. Eggers, J.S. Emer, H.M. Levy, J.L. Lo, R.L. Stamm, Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor, in: Proceedings of the 23rd Annual International Symposium on Computer Architecture, May 1996","DOI":"10.1145\/232973.232993"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB19","doi-asserted-by":"crossref","unstructured":"M. Trembly, J. Micheal O'Connor, UltraSparc I: A four-issue processor supporting multimedia, IEEE Micro, April 1996","DOI":"10.1109\/40.491461"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB20","doi-asserted-by":"crossref","unstructured":"S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, A. Gupta, The SPLASH-2 programs: Characterization and methodological considerations, in: Proceedings of the 22nd Annual International Symposium on Computer Architecture, June 1995","DOI":"10.1145\/223982.223990"},{"key":"10.1016\/S1383-7621(99)00004-1_BIB21","doi-asserted-by":"crossref","unstructured":"K.C. Yeager, The MIPS R10000 Superscalar Microprocessor, IEEE Micro, April 1996","DOI":"10.1109\/40.491460"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762199000041?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762199000041?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,28]],"date-time":"2020-01-28T21:35:54Z","timestamp":1580247354000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762199000041"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,1]]},"references-count":21,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2000,1]]}},"alternative-id":["S1383762199000041"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(99)00004-1","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2000,1]]}}}