{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,6]],"date-time":"2024-12-06T05:24:12Z","timestamp":1733462652282,"version":"3.30.1"},"reference-count":28,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,1]]},"DOI":"10.1016\/s1383-7621(99)00005-3","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"259-274","source":"Crossref","is-referenced-by-count":1,"title":["Impact of the memory interface structure in the memory-processor integrated architecture for computer vision"],"prefix":"10.1016","volume":"46","author":[{"given":"Youngsik","family":"Kim","sequence":"first","affiliation":[]},{"given":"Tack-Don","family":"Han","sequence":"additional","affiliation":[]},{"given":"Shin-Dug","family":"Kim","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"5","key":"10.1016\/S1383-7621(99)00005-3_BIB1","doi-asserted-by":"crossref","first-page":"1014","DOI":"10.1109\/34.159904","article-title":"Parallel architectures and algorithms for image component labeling","volume":"14","author":"Alnuweiri","year":"1992","journal-title":"IEEE Trans. Pattern Analysis and Machine Intelligence"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB2","unstructured":"V. Cantoni, S. Levialdi, M. Ferretti, F. Maloberti, A pyramid project using integrated technology, Integrated Technology for Parallel Image Processing (1985) 121\u2013132"},{"issue":"10","key":"10.1016\/S1383-7621(99)00005-3_BIB3","doi-asserted-by":"crossref","first-page":"1092","DOI":"10.1109\/71.246071","article-title":"NETRA: A hierarchical and partitionable architecture for computer vision systems","volume":"4","author":"Choudhary","year":"1993","journal-title":"IEEE Trans. Parallel and Distributed Systems"},{"issue":"12","key":"10.1016\/S1383-7621(99)00005-3_BIB4","doi-asserted-by":"crossref","first-page":"2158","DOI":"10.1109\/29.45558","article-title":"SIMD architecture and algorithms for image processing and computer vision","volume":"37","author":"Cypher","year":"1989","journal-title":"IEEE Trans. Acoustics Speech and Signal Processing"},{"issue":"2","key":"10.1016\/S1383-7621(99)00005-3_BIB5","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1109\/12.45215","article-title":"Algorithms for image component labeling on SIMD mesh-connected computers","volume":"39","author":"Cypher","year":"1990","journal-title":"IEEE Trans. Computer"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB6","doi-asserted-by":"crossref","unstructured":"D. Elliott, M. Snelgrove, M. Stumm, Computational RAM: a memory-SIMD hybrid and its application to DSP, IEEE 1992 Custom Integrated Circuit Conference, 1992, pp. 30.6.1\u201330.6.4","DOI":"10.1109\/CICC.1992.591879"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB7","doi-asserted-by":"crossref","unstructured":"R. Fatoohi, Performance analysis of four SIMD machines, The Seventh ACM International Conference on Supercomputing, July 1993, pp. 117\u2013126","DOI":"10.1145\/165939.165962"},{"issue":"4","key":"10.1016\/S1383-7621(99)00005-3_BIB8","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/2.375174","article-title":"Processing in memory: the terasys massively parallel PIM array","volume":"28","author":"Gokhale","year":"1995","journal-title":"IEEE Computer"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB9","unstructured":"R.M. Haralick, L.G. Shapiro, Computer and Robot Vision, Addison-Wesley, Reading, MA, 1992"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB10","doi-asserted-by":"crossref","unstructured":"J. Helin, Performance analysis of the CM-2, a massively parallel SIMD computer, The Sixth ACM International Conference on Supercomputing, 1992, pp. 45\u201352","DOI":"10.1145\/143369.143382"},{"issue":"12","key":"10.1016\/S1383-7621(99)00005-3_BIB11","doi-asserted-by":"crossref","first-page":"1563","DOI":"10.1109\/4.482207","article-title":"A 10Mb frame buffer memory with Z-compare and A-blend units","volume":"30","author":"Inoue","year":"1995","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB12","unstructured":"Y. Kim, T.D. Han, S.D. Kim, S.B. Yang, An effective memory-processor integrated architecture for computer vision, 26th International Conference Parallel Processing, August 1997, pp. 266\u2013269"},{"issue":"3","key":"10.1016\/S1383-7621(99)00005-3_BIB13","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1142\/S021800149800021X","article-title":"An adaptive parallel computer vision system","volume":"12","author":"Kim","year":"1998","journal-title":"International Journal of Pattern Recognition and Artificial Intelligence"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB14","doi-asserted-by":"crossref","unstructured":"Y. Kim, M.J. Noh, S.D. Kim, T.D. Han, Mapping of neural networks onto the memory-processor integrated architecture, Neural Networks, to appear","DOI":"10.1016\/S0893-6080(98)00092-6"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB15","unstructured":"V. Kumar, A. Grama, A. Gupta, G. Karypis, Introduction to Parallel Computing Design and Analysis of Algorithms, Benjamin\/Cummings, Menlo Park, CA, 1994"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB16","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1016\/0031-3203(82)90062-0","article-title":"Image processing on MPP","volume":"15","author":"Kushner","year":"1982","journal-title":"Pattern Recognition"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB17","unstructured":"H. Miyajima, K. Inoue, K. Kai, K. Murakami, On-chip memorypath architecture for parallel processing, Workshop on Mixing Logic and DRAM with ISCA97, 1997"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB18","doi-asserted-by":"crossref","unstructured":"K. Murakami et al., Parallel processing RAM chip with 256Mb DRAM and quad processors, Dig. Tech. Papers IEEE International Solid-State Circuit Conference, 1997, pp. 228\u2013229","DOI":"10.1109\/ISSCC.1997.585356"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB19","doi-asserted-by":"crossref","unstructured":"J. Nickolls, The design of the MasPar MP-1: a cost effective massively parallel computer, Proceedings of the 35th IEEE Computer Society International Conference, 1990, pp. 25\u201328","DOI":"10.1109\/CMPCON.1990.63649"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB20","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/TSMC.1979.4310076","article-title":"A threshold selection method from gray-level histograms","volume":"9","author":"Otsu","year":"1979","journal-title":"IEEE Trans. Systems, Man and Cybernetics"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB21","doi-asserted-by":"crossref","unstructured":"D. Patterson et al., Intelligent RAM(IRAM): chips that remember and compute, Dig. Tech. Papers IEEE International Solid-State Circuit Conference, 1997, pp. 224\u2013225","DOI":"10.1109\/ISSCC.1997.585348"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB22","doi-asserted-by":"crossref","unstructured":"A. Saulsbury, F. Pong, A. Nowatzyk, Missing the memory wall: the case for processor\/memory integration, International Symposium on Comp. Arch., 1996, pp. 90\u2013101","DOI":"10.1145\/232973.232984"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB23","doi-asserted-by":"crossref","unstructured":"T. Shimizu et al., A multimedia 32b RISC microprocessor with 16Mb DRAM, Dig. Tech. Papers IEEE International Solid-State Circuit Conference, 1996, pp. 216\u2013217","DOI":"10.1109\/ISSCC.1996.488577"},{"issue":"6","key":"10.1016\/S1383-7621(99)00005-3_BIB24","doi-asserted-by":"crossref","first-page":"601","DOI":"10.1109\/71.242162","article-title":"A sliding memory plane array processor","volume":"4","author":"Sunwoo","year":"1993","journal-title":"IEEE Trans. Parallel and Distributed Systems"},{"issue":"8","key":"10.1016\/S1383-7621(99)00005-3_BIB25","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/2.74","article-title":"Architecture and applications of the connection machine","volume":"21","author":"Tucker","year":"1988","journal-title":"IEEE Computer"},{"issue":"3","key":"10.1016\/S1383-7621(99)00005-3_BIB26","doi-asserted-by":"crossref","first-page":"251","DOI":"10.1007\/BF00158166","article-title":"The image understanding architecture","volume":"2","author":"Weems","year":"1989","journal-title":"International Journal of Computer Vision"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB27","unstructured":"T. Yamauchi, L. Hammond, K. Olukotun, A single chip multiprocessor integrated with DRAM, Workshop on Mixing Logic and DRAM with ISCA97, 1997"},{"key":"10.1016\/S1383-7621(99)00005-3_BIB28","doi-asserted-by":"crossref","unstructured":"T. Yamauchi, L. Hammond, K. Olukotun, The hierarchical multi-bank DRAM: a high-performance architecture for memory integrated with processors, 19th Conference on Advanced Research in VLSI, 1997","DOI":"10.1109\/ARVLSI.1997.634862"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762199000053?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762199000053?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,6]],"date-time":"2024-12-06T00:48:38Z","timestamp":1733446118000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762199000053"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,1]]},"references-count":28,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2000,1]]}},"alternative-id":["S1383762199000053"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(99)00005-3","relation":{},"ISSN":["1383-7621"],"issn-type":[{"type":"print","value":"1383-7621"}],"subject":[],"published":{"date-parts":[[2000,1]]}}}