{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,6]],"date-time":"2024-12-06T05:17:59Z","timestamp":1733462279309,"version":"3.30.1"},"reference-count":39,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,1]]},"DOI":"10.1016\/s1383-7621(99)00011-9","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"357-378","source":"Crossref","is-referenced-by-count":5,"title":["Techniques to increase the schedulable utilization of cache-based preemptive real-time systems"],"prefix":"10.1016","volume":"46","author":[{"given":"Jos\u00e9 V.","family":"Busquets-Mataix","sequence":"first","affiliation":[]},{"given":"Daniel","family":"Gil","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Gil","sequence":"additional","affiliation":[]},{"given":"Andy","family":"Wellings","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(99)00011-9_BIB1","doi-asserted-by":"crossref","unstructured":"R. Arnold, F. Mueller, D. Whalley, M.G. Harmon, Bounding worst-case instruction cache performance, in: Proceedings of the 15th IEEE Real-Time Systems Symposium, 1994, pp. 172\u2013181","DOI":"10.1109\/REAL.1994.342718"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB2","doi-asserted-by":"crossref","unstructured":"N. Audsley, A. Burns, M. Richardson, A. Wellings, Hard real-time scheduling: The deadline monotonic approach, in: Proceedings of the Eighth IEEE Workshop on Real-Time Operating Systems and Software, 1991","DOI":"10.1016\/S1474-6670(17)51283-5"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB3","unstructured":"N. Audsley, Resource Control for Hard Real-Time Systems: a Review, Technical report YCS159, Department of Computer Science, University of York, 1991"},{"issue":"6","key":"10.1016\/S1383-7621(99)00011-9_BIB4","doi-asserted-by":"crossref","first-page":"543","DOI":"10.1002\/spe.4380240603","article-title":"The STRESS hard real-time system simulator","volume":"24","author":"Audsley","year":"1994","journal-title":"Software-Practice and Experience"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB5","unstructured":"S. Basumallick, K.D. Nilsen, Cache issues in real-time systems, in: Proceedings of the ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems, 1994"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB6","doi-asserted-by":"crossref","unstructured":"I. Bate, A. Burns, J. McDermid, A. Vickers, Towards a fixed priority scheduler for an aircraft application, in: Proceedings of the Eighth Euromicro Conference on Real-Time Systems, 1996, pp. 34\u201339","DOI":"10.1109\/EMWRTS.1996.557786"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB7","unstructured":"A. Burns, Preemptive priority based scheduling: An appropriate engineering approach, in: S.H. Son (Ed.), Advances in Real-Time Systems, Prentice Hall, Englewood Cliffs, NJ, 1994, pp. 225\u2013248"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB8","doi-asserted-by":"crossref","unstructured":"A. Burns, A. Wellings, C. Bailey, E. Fyfe, The olympus attitude and orbital control system: A case study in hard real-time system design and implementation, in: Ada sans frontieres Proceedings of the 12th Ada-Europe Conference, Lecture Notes in Computer Science 688, Springer, Berlin, 1993, pp. 19\u201335","DOI":"10.1007\/3-540-56802-6_3"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB9","unstructured":"J.V. Busquets-Mataix, A.J. Wellings, Adding Instruction Cache Effect to Schedulability Analysis of Preemptive Real-Time Systems, Technical Report YCS 260, Department of Computer Science, University of York, October 1995, pp. 1\u201315"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB10","doi-asserted-by":"crossref","unstructured":"J.V. Busquets-Mataix, A.J. Wellings, J.J. Serrano, R. Ors, P. Gil, Adding instruction cache effect to an exact schedulability analysis of preemptive real-time systems, in: Proceedings of the Eighth Euromicro Workshop on Real-Time Systems, June 1996, pp. 271\u2013276","DOI":"10.1109\/EMWRTS.1996.557940"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB11","doi-asserted-by":"crossref","unstructured":"J.V. Busquets-Mataix, A.J. Wellings, J.J. Serrano, Hybrid instruction cache partitioning for preemptive real-time systems, in: Proceedings of the Ninth Euromicro Workshop on Real-Time Systems, June 1997, pp. 56\u201363","DOI":"10.1109\/EMWRTS.1997.613764"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB12","doi-asserted-by":"crossref","unstructured":"J.V. Busquets-Mataix, J.J. Serrano, The impact of extrinsic cache performance on predictability of real-time systems, in: Proceedings of the Second International Workshop on Real-Time Computing Systems and Applications, October 1995, pp. 8\u201315","DOI":"10.1109\/RTCSA.1995.528744"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB13","unstructured":"J.V. Busquets-Mataix, A.J. Wellings, Hybrid Instruction Cache Partitioning for Preemptive Real-Time Systems. Department of Computer Science, YCS 262, University of York, November 1995, pp. 1\u201313"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB14","doi-asserted-by":"crossref","unstructured":"J.V. Busquets-Mataix, A. Wellings, J.J. Serrano, R. Ors, P. Gil, Using harmonic task-sets to increase the schedulable utilization of cache-based preemptive real-time systems, in: Proceedings of the Third Real-Time Computing Systems and Applications Workshop, IEEE 1996, pp. 195\u2013202","DOI":"10.1109\/RTCSA.1996.554977"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB15","doi-asserted-by":"crossref","unstructured":"J.V. Busquets-Mataix, A.J. Wellings, J.J. Serrano, Cache-based checkpointing for preemptive real-time systems, in: Proceedings of the 22nd IFAC\/IFIP Workshop on Real-Time Programming, 1997, pp. 1\u20138","DOI":"10.1016\/S1474-6670(17)41383-8"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB16","unstructured":"P.K. Harter, Response Times in Level Structured Systems, CU-CS-269-94 Departament of Computer Science, University of Colorado, 1984"},{"issue":"3","key":"10.1016\/S1383-7621(99)00011-9_BIB17","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/88237.88241","article-title":"Quick and easy cache performance analysis","volume":"18","author":"Higbie","year":"1990","journal-title":"ACM Computer Architecture News"},{"issue":"5","key":"10.1016\/S1383-7621(99)00011-9_BIB18","first-page":"390","article-title":"Finding response times in a real-time system","volume":"29","author":"Joseph","year":"1986","journal-title":"The Computer Journal (British Computer Society)"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB19","doi-asserted-by":"crossref","unstructured":"D.B. Kirk, Process dependent static partitioning for real-time systems, in: Proceedings of the Ninth IEEE Real-Time Systems Symposium, December 1988, pp. 181\u2013190","DOI":"10.1109\/REAL.1988.51114"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB20","doi-asserted-by":"crossref","unstructured":"D.B. Kirk, Strategic Memory Allocation for Real-Time (SMART), Cache Design, in: Proceedings of the 10th IEEE Real-Time Systems Symposium, December 1989, pp. 229\u2013237","DOI":"10.1109\/REAL.1989.63574"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB21","doi-asserted-by":"crossref","unstructured":"D.B. Kirk, J. Strosnider, Strategic Memory Allocation for Real-Time (SMART) Cache Design using the MIPS R3000, in: Proceedings of the 11th IEEE Real-Time Systems Symposium December 1990, pp. 322\u2013330","DOI":"10.1109\/REAL.1990.128764"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB22","doi-asserted-by":"crossref","unstructured":"D.B. Kirk, Allocating SMART cache segments for schedulability. Foundations of Real-Time Computing: Scheduling and Resource Management. 1991, pp. 251\u2013275","DOI":"10.1007\/978-1-4615-3956-8_9"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB23","unstructured":"C.G. Lee, J. Hahn, Y. Seo, S.L. Min, R. Ha, S. Hong, C.Y. Park, M. Lee, C.S. Kim, Analysis of cache-related preemption delay in fixed-priority preemptive scheduling, in: Proceedings of the 17th IEEE Real-Time Systems Symposium, 1996"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB24","unstructured":"Y.S. Li, A. Wolfe, An experimental implementation of software-based cache partitioning. Computer Engineering Technical Report CE-A93-2, Princeton University, June 1993"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB25","doi-asserted-by":"crossref","unstructured":"S. Lim, Y.H. Bae, G.T. Jang, B.D. Rhee, S.L. Min, C.Y. Park, H. Shin, K. Park, C.S. Kim, An accurate worst case timing analysis technique for RISC processors, in: Proceedings of the 15th IEEE Real-Time Systems Symposium, December 1994, pp. 97\u2013108","DOI":"10.1109\/REAL.1994.342726"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB26","doi-asserted-by":"crossref","unstructured":"J. Liu, H. Lee, Deterministic upperbounds of the worst-case execution time of cached programs, in: Proceedings of the 15th IEEE Real-Time Systems Symposium, December 1994, pp. 182\u2013191","DOI":"10.1109\/REAL.1994.342717"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB27","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1007\/BF00365463","article-title":"Software architecture for hard real-time applications: cyclic executives vs fixed priority executives","volume":"4","author":"Locke","year":"1992","journal-title":"Journal of Real-Time Systems"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB28","doi-asserted-by":"crossref","unstructured":"C.D. Locke, D.R. Vagel, T.J. Mesler, Building a predictable avionics platform in Ada: a Case Study, in: Proceedings of the 12th IEEE Real-Time Systems Symposium, San Antonio, TX, December 1991, pp. 181\u2013189","DOI":"10.1109\/REAL.1991.160372"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB29","doi-asserted-by":"crossref","unstructured":"J. Molini, S. Maimon, P. Watson, Real-time scenarios, in: Proceedings of the 11th IEEE Real-Time Systems Symposium, December 1990, pp. 214\u2013225","DOI":"10.1109\/REAL.1990.128751"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB30","doi-asserted-by":"crossref","unstructured":"F. Mueller, Compiler support for software-based cache partitioning, in: Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, 1995","DOI":"10.1145\/216636.216677"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB31","unstructured":"R. Rajkumar, L. Sha, J.P. Lehoczky, An experimental investigation of synchronization protocols, in: Proceedings of the 6th IEEE Workshop on Real-Time Operating Systems and Software, May 1989, pp. 11\u201317"},{"issue":"8","key":"10.1016\/S1383-7621(99)00011-9_BIB32","doi-asserted-by":"crossref","first-page":"997","DOI":"10.1109\/12.238493","article-title":"A dynamic-programming algorithm for cache memory partitioning for real-time systems","volume":"42","author":"Sasinowski","year":"1993","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB33","doi-asserted-by":"crossref","unstructured":"A. Seznec, A case for two-way skewed-associative caches, in: Proceedings of the 20th International Symposium of Computer Architecture, ACM-IEEE 1993, pp. 169\u2013178","DOI":"10.1145\/165123.165152"},{"issue":"4","key":"10.1016\/S1383-7621(99)00011-9_BIB34","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1109\/2.55469","article-title":"Real-time scheduling theory and Ada","volume":"23","author":"Sha","year":"1990","journal-title":"IEEE Computer"},{"issue":"9","key":"10.1016\/S1383-7621(99)00011-9_BIB35","doi-asserted-by":"crossref","first-page":"1175","DOI":"10.1109\/12.57058","article-title":"Priority inheritance protocols: An approach to real-time synchronization","volume":"39","author":"Sha","year":"1990","journal-title":"IEEE Transactions on Computers"},{"issue":"4","key":"10.1016\/S1383-7621(99)00011-9_BIB36","doi-asserted-by":"crossref","first-page":"484","DOI":"10.1109\/12.21141","article-title":"Cache memory organization to enhance the yield of high-performance VLSI processors","volume":"38","author":"Sohi","year":"1989","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"10.1016\/S1383-7621(99)00011-9_BIB37","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1007\/BF00365407","article-title":"Allocating real-time tasks (an NP-hard problem made easy)","volume":"4","author":"Tindell","year":"1992","journal-title":"Real-Time Systems"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB38","unstructured":"N.H. Weiderman, N.I. Kamenoff, Hartstone uniprocessor benchmark: Definitions and experiments for real-time systems. The Journal of Real-Time Systems, Kluwer, Dordrecht (4) (1992) 353\u2013382"},{"key":"10.1016\/S1383-7621(99)00011-9_BIB39","unstructured":"A. Wolfe, Software-based cache partitioning for real-time applications, in: Proceedings of the Third International Workshop on Responsive Computer Systems, September 1993"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762199000119?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762199000119?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,5]],"date-time":"2024-12-05T18:58:25Z","timestamp":1733425105000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762199000119"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,1]]},"references-count":39,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2000,1]]}},"alternative-id":["S1383762199000119"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(99)00011-9","relation":{},"ISSN":["1383-7621"],"issn-type":[{"type":"print","value":"1383-7621"}],"subject":[],"published":{"date-parts":[[2000,1]]}}}