{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T08:28:47Z","timestamp":1649147327469},"reference-count":14,"publisher":"Elsevier BV","issue":"9","license":[{"start":{"date-parts":[[2000,7,1]],"date-time":"2000-07-01T00:00:00Z","timestamp":962409600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,7]]},"DOI":"10.1016\/s1383-7621(99)00030-2","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T14:33:56Z","timestamp":1049726036000},"page":"765-778","source":"Crossref","is-referenced-by-count":1,"title":["Multistage ring network: An interconnection network for large scale shared memory multiprocessors"],"prefix":"10.1016","volume":"46","author":[{"given":"Dongho","family":"Yoo","sequence":"first","affiliation":[]},{"given":"Inyoung","family":"Park","sequence":"additional","affiliation":[]},{"given":"Seung","family":"Ryoul Maeng","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(99)00030-2_BIB1","doi-asserted-by":"crossref","first-page":"878","DOI":"10.1109\/12.392846","article-title":"Performance evaluation of the slotted ring multiprocessor","volume":"44","author":"Barroso","year":"1995","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(99)00030-2_BIB2","doi-asserted-by":"crossref","first-page":"878","DOI":"10.1109\/12.392846","article-title":"Performance evaluation of the slotted ring multiprocessor","volume":"44","author":"Barroso","year":"1995","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(99)00030-2_BIB3","doi-asserted-by":"crossref","unstructured":"B. Boothe, A. Ranade, Improved multithreaded techniques for hiding communication latency in multiprocessors, in: Proc. 18th Annual Int. Symp. Comput. Architecture, Gold Coast, Australia, 1992, pp. 214\u2013223","DOI":"10.1145\/146628.139729"},{"key":"10.1016\/S1383-7621(99)00030-2_BIB4","unstructured":"T. Feng, A survey of interconnection networks, Computer (Dec.) (1981) 12\u201327"},{"key":"10.1016\/S1383-7621(99)00030-2_BIB5","doi-asserted-by":"crossref","unstructured":"K. Gharachorloo, A. Gupta, J. Hennessy, Hiding memory latency using dynamic scheduling in shared-memory multiprocessors, in: Proc. 18th Annu. Int. Symp. Computer Architecture, Gold Coast, Australia, May 1992, pp. 22\u201335","DOI":"10.1145\/146628.139678"},{"key":"10.1016\/S1383-7621(99)00030-2_BIB6","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/40.124376","article-title":"The scalable coherent interface and related standards projects","volume":"12","author":"Gustavson","year":"1992","journal-title":"IEEE Micro"},{"key":"10.1016\/S1383-7621(99)00030-2_BIB7","doi-asserted-by":"crossref","unstructured":"V.C. Hamacher, H. Jiang, Comparison of mesh and hierarchical networks for multiprocessors, in: ICPP, vol. I, 1994, pp. 67\u201371","DOI":"10.1109\/ICPP.1994.69"},{"key":"10.1016\/S1383-7621(99)00030-2_BIB8","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/12.250609","article-title":"Performance evaluation of hierarchical ring-based shared memory multiprocessors","volume":"43","author":"Holliday","year":"1994","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(99)00030-2_BIB9","unstructured":"R.E. Johnson, J.R. Goodman, Synthesizing general topologies from ring, in ICPP, vol. I, 1992, pp. 86\u201395"},{"key":"10.1016\/S1383-7621(99)00030-2_BIB10","unstructured":"C. Lam, H. Jiang, V.C. Hamacher, Design and analysis of hierarchical ring networks for multiprocessors, in: ICPP, vol. 23, 1995, pp. 46\u201350"},{"key":"10.1016\/S1383-7621(99)00030-2_BIB11","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/90.503763","article-title":"An extension to the SCI flow control protocol for increased network efficiency","volume":"4","author":"Picker","year":"1996","journal-title":"IEEE\/ACM Transactions on Networking"},{"key":"10.1016\/S1383-7621(99)00030-2_BIB12","unstructured":"G. Ravindran, M. Stumm, Hierarchical ring topologies and the effect of their bisection bandwidth constraints, in: ICPP, vol. 34, 1995, pp. 51\u201354"},{"key":"10.1016\/S1383-7621(99)00030-2_BIB13","unstructured":"Z.G. Vranesic, M. Stumm, D.M. Lewis, R. White, Hector: A hierarchically structured shared-memory multiprocessors, IEEE Computer (Jan.) (1991) 72\u201379"},{"key":"10.1016\/S1383-7621(99)00030-2_BIB14","unstructured":"B.J. Weding, H.T. Ivar, Various interconnects for SCI-based systems, in: Proc. of Open Bus Systems'91, Paris, France, 1991"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762199000302?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762199000302?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,2,4]],"date-time":"2020-02-04T23:19:38Z","timestamp":1580858378000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762199000302"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,7]]},"references-count":14,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2000,7]]}},"alternative-id":["S1383762199000302"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(99)00030-2","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2000,7]]}}}