{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,16]],"date-time":"2025-10-16T06:44:08Z","timestamp":1760597048207,"version":"3.30.1"},"reference-count":109,"publisher":"Elsevier BV","issue":"9","license":[{"start":{"date-parts":[[2000,7,1]],"date-time":"2000-07-01T00:00:00Z","timestamp":962409600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,7]]},"DOI":"10.1016\/s1383-7621(99)00041-7","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"721-747","source":"Crossref","is-referenced-by-count":34,"title":["Testing and built-in self-test \u2013 A survey"],"prefix":"10.1016","volume":"46","author":[{"given":"Andreas","family":"Steininger","sequence":"first","affiliation":[]}],"member":"78","reference":[{"year":"1984","series-title":"Design of Testable Logic Circuits","author":"Bennetts","key":"10.1016\/S1383-7621(99)00041-7_BIB1"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB2","doi-asserted-by":"crossref","unstructured":"R. Williams, IBM perspectives on the electrical design automation industry, in: Keywords to IEEE Design Automation Conference, 1986","DOI":"10.1109\/DAC.1986.1586060"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB3","unstructured":"B. K\u00f6nemann, Creature from the Deep Submicron Lagoon, in: Keywords to the 10th ITG Workshop on Testmethoden und Zuverl\u00e4ssigkeit von Schaltungen, Herrenberg, Germany, March 1998"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB4","unstructured":"Semiconductor Industry Association, The National Technology Roadmap for Semiconductors, 1997 edition, http:\/\/www.sematech.org"},{"year":"1987","series-title":"Built-in Test for VLSI, Pseudorandom Techniques","author":"Bardell","key":"10.1016\/S1383-7621(99)00041-7_BIB5"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB6","unstructured":"X. Sun, M. Serra, Merging concurrent checking and off-line BIST, in: Proceedings of International Test Conference, 20\u201324 September 1992, Baltimore, MD, IEEE Computer Soc. Press, Silver Spring, MD, pp. 958\u2013967"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB7","unstructured":"E. Amerasekera, F. Najm, Failure Mechanisms in Semiconductor Devices, second ed., Wiley, Chichester, 1997"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB8","unstructured":"Siemens, Fourth Generation 16M-Bit DRAMs \u2013 Accelerated Soft Error Sensitivity, Information Note 5.96"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB9","doi-asserted-by":"crossref","unstructured":"V. Agrawal, C. Kime, K. Saluja, A tutorial on built-in self-test, in: IEEE Design & Test of Computers, IEEE Computer Soc. Press, Silver Spring, MD, March 1993, pp. 73\u201380 and June 1993, pp. 69\u201377","DOI":"10.1109\/54.211530"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB10","doi-asserted-by":"crossref","unstructured":"P. Maxwell, R. Aitken, V. Johansen, I. Chiang, The effectiveness of IDDQ, functional and scan tests: how many fault coverages do we need? in: Proceedings of International Test Conference 1992, 20\u201324 September 1992, Baltimore, MD, IEEE Computer Soc. Press, Silver Spring, MD, pp. 168\u2013177","DOI":"10.1109\/TEST.1992.527817"},{"issue":"3","key":"10.1016\/S1383-7621(99)00041-7_BIB11","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1109\/12.485565","article-title":"BIST test pattern generators for two-pattern testing \u2013 theory and design algorithms","volume":"45","author":"Chen","year":"1996","journal-title":"IEEE Transactions on Computers"},{"year":"1991","series-title":"Testing Semiconductor Memories, Theory and Practice","author":"van de Goor","key":"10.1016\/S1383-7621(99)00041-7_BIB12"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB13","doi-asserted-by":"crossref","unstructured":"M. Sachdev, Open defects in CMOS RAM address decoders, in: IEEE Design & Test of Computers, IEEE Computer Soc. Press, Silver Spring, MD, April 1997, pp. 26\u201333","DOI":"10.1109\/54.587738"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB14","doi-asserted-by":"crossref","unstructured":"B. K\u00f6nemann et al., Delay test: the next frontier for LSSD test systems, in: Proceedings of International Test Conference 1992, 20\u201324 September 1992, Baltimore, MD, IEEE Computer Soc. Press, Silver Spring, MD, pp. 578\u2013587","DOI":"10.1109\/TEST.1992.527878"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB15","doi-asserted-by":"crossref","unstructured":"E. McCluskey, Built-in self-test techniques, in: IEEE Design & Test of Computers, IEEE Computer Soc. Press, Silver Spring, MD, April 1985, pp. 21\u201336","DOI":"10.1109\/MDT.1985.294856"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB16","doi-asserted-by":"crossref","unstructured":"R. Fritzemeier, H. Nagle, C. Hawkins, Fundamentals of testability \u2013 a tutorial, IEEE Transactions on Industrial Electronics 36 (2) (1989) 117\u2013128","DOI":"10.1109\/41.19061"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB17","doi-asserted-by":"crossref","unstructured":"J. Grason, TMEAS, A Testability Measurement Program, in: Proceedings of 16th Design Automation Conference, June 1979, San Diego, CA, pp. 156\u2013161","DOI":"10.1109\/DAC.1979.1600103"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB18","doi-asserted-by":"crossref","unstructured":"L. Goldstein, E. Thigpen, SCOAP: Sandia Controllability\/Observability Analysis Program, in: Proceedings of 17th ACM\/IEEE Design Automation Conference, June 1980, Minneapolis, MN, pp. 190\u2013196","DOI":"10.1145\/800139.804528"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB19","unstructured":"I. Ratiu, A. Sangiovanni-Vincentelli, D. Pederson, VICTOR: A Fast VLSI Testability Analysis Program, in: Proceedings of International Test Conference 1982, November 1982, Philadelphia, PA, IEEE Computer Soc. Press, Silver Spring, MD, pp. 397\u2013401"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB20","series-title":"Advances in CAD for VLSI vol. 5: VLSI Testing","article-title":"Design for testability","author":"Williams","year":"1986"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB21","unstructured":"Logic Vision, ICBIST User Guide, 1995"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB22","doi-asserted-by":"crossref","unstructured":"H. Nagle, S. Roy, C. Hawkins, M. McNamer, R. Fritzemeier, Design for testability and built-in self test: a review, IEEE Transactions on Industrial Electronics 36 (2) (1989) 129\u2013140","DOI":"10.1109\/41.19062"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB23","doi-asserted-by":"crossref","unstructured":"C. Hawkins, H. Nagle, R. Fritzemeier, J. Guth, The VLSI test problem \u2013 a tutorial, IEEE Transactions on Industrial Electronics 36 (2) (1989) 111\u2013116","DOI":"10.1109\/41.19060"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB24","doi-asserted-by":"crossref","unstructured":"T. Williams, K. Parker, Design for testability \u2013 a survey, in: D. Siewiorek, S. Swarz (Eds.), Reliable Computer Systems: Design and Evaluation, second ed., Digital Press, Belford, MA, 1992, pp. 803\u2013830","DOI":"10.1016\/B978-1-55558-075-9.50021-1"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB25","doi-asserted-by":"crossref","unstructured":"S. Kajihara, H. Shiba, K. Kinoshita, Removal of redundancy in logic circuits under classification of undetectable faults, in: Proceedings of 22nd International Symposium on Fault-Tolerant Computing (FTCS-22), 8\u201310 July 1992, Boston, MA, IEEE Computer Soc. Press, Silver Spring, MD, pp. 263\u2013270","DOI":"10.1109\/FTCS.1992.243575"},{"year":"1991","series-title":"Structured Logic Testing","author":"Eichelberger","key":"10.1016\/S1383-7621(99)00041-7_BIB26"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB27","unstructured":"B. Seiss, P. Trouborst, M. Schult, Test point insertion for scan-Based BIST, in: Proceedings of International Test Conference 1991, IEEE Computer Soc. Press, Silver Spring, MD, pp. 253\u2013262"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB28","doi-asserted-by":"crossref","unstructured":"L. Youngs, S. Paramanadam, Mapping and repairing embedded-memory defects, in: IEEE Design & Test of Computers, IEEE Computer Soc. Press, Silver Spring, MD, January 1997, pp. 18\u201324","DOI":"10.1109\/54.573354"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB29","unstructured":"Bath Scientific, LinearProbe \u2013 Production Ready Fixtureless Testing. http:\/\/www.bathsl.com"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB30","unstructured":"Probetest Systems Ltd., The APS8000 Series, http:\/\/www.probetest.com"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB31","unstructured":"IEEE Standard 1149.5: Standard Module Test and Maintenance Bus (Draft), IEEE 1994"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB32","doi-asserted-by":"crossref","unstructured":"D. Landis, C. Hudson, P. McHugh, Applications of the IEEE P1149.5 module test and maintenance bus, in: Proceedings of International Test Conference 1992, 20\u201324 September 1992, Baltimore, MD, IEEE Computer Soc. Press, Silver Spring, MD, pp. 984\u2013992","DOI":"10.1109\/TEST.1992.527926"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB33","doi-asserted-by":"crossref","unstructured":"R. Tulloss, Leaving the wires to last \u2013 a functional evaluation of the IEEE standard test and maintenance bus, in: Proceedings of International Test Conference 1995, Los Alamitos, CA, IEEE Computer Soc. Press, Silver Spring, MD, pp. 797\u2013806","DOI":"10.1109\/TEST.1995.529911"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB34","unstructured":"D. Siewiorek, S. Swarz, Reliable Computer Systems: Design and Evaluation, second ed., Digital Press, Belford, MA, 1992"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB35","unstructured":"DIN\/VDE\/\u00d6VE 0801\/01.90: Grunds\u00e4tze f\u00fcr Rechner in Sicherheitsaufgaben"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB36","doi-asserted-by":"crossref","unstructured":"S. Gupta, D. Pradhan, Can concurrent checkers help BIST?, in: Proceedings of International Test Conference 1992, 20\u201324 September 1992, Baltimore, MD, IEEE Computer Soc. Press, Silver Spring, MD, pp. 140\u2013150","DOI":"10.1109\/TEST.1992.527814"},{"year":"1992","series-title":"An Introduction to Error Correcting Codes with Applications","author":"Vanstone","key":"10.1016\/S1383-7621(99)00041-7_BIB37"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB38","doi-asserted-by":"crossref","unstructured":"M. Rela, H. Madeira, J. Silva, Experimental evaluation of the fail-silent behavior in programs with consistency checks, in: Proceedings of 26th International Symposium on Fault-Tolerant Computing (FTCS-26), June 1996, Sendai, Japan, IEEE Computer Soc. Press, Silver Spring, MD, pp. 394\u2013403","DOI":"10.1109\/FTCS.1996.534625"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB39","unstructured":"H. Hoelscher, J. Rader, Microcomputers in Safety Technique, TUEV, Bayern"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB40","unstructured":"Reliability Prediction of Electronic Equipment, Military Handbook MIL-HDBK-217, United States Department of Defense"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB41","doi-asserted-by":"crossref","unstructured":"K. Roy et al., Relative effectiveness of tests, in: Roundtable in IEEE Design & Test of Computers, IEEE Computer Soc. Press, Silver Spring, MD, January 1998, pp. 83\u201390","DOI":"10.1109\/MDT.1998.655186"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB42","doi-asserted-by":"crossref","unstructured":"H. Nagle, R. Fritzemeier, J. van Well, M. McNamer, Microprocessor testability, IEEE Transactions on Industrial Electronics 36 (2) (1989) 151\u2013163","DOI":"10.1109\/41.19064"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB43","doi-asserted-by":"crossref","unstructured":"D. Lee, M. Yannakakis, Principles and methods of testing finite state machines \u2013 a survey, in: Proceedings of the IEEE 84 (8) (1996) 1090\u20131123","DOI":"10.1109\/5.533956"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB44","doi-asserted-by":"crossref","unstructured":"J. Soden, C. Hawkins, IDDQ testing: issues present and future, in: IEEE Design & Test of Computers, Winter\/1996, pp. 61\u201365","DOI":"10.1109\/54.544537"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB45","doi-asserted-by":"crossref","unstructured":"K. Sawada, S. Kayano, An evaluation of IDDQ versus conventional testing for CMOS Sea-of-Gate IC's, in: Proceedings of International Test Conference 1992, 20\u201324 September 1992, Baltimore, MD, IEEE Computer Soc. Press, Silver Spring, MD, pp. 158\u2013167","DOI":"10.1109\/TEST.1992.527816"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB46","doi-asserted-by":"crossref","unstructured":"R. Perry, IDDQ testing in CMOS digital ASIC's \u2013 putting it all together, in: Proceedings of International Test Conference 1992, 20\u201324 September 1992, Baltimore, MD, IEEE Computer Soc. Press, Silver Spring, MD, pp. 151\u2013157","DOI":"10.1109\/TEST.1992.527815"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB47","doi-asserted-by":"crossref","unstructured":"C. Hawkins, J. Soden, R. Fritzemeier, L. Horning, Quiescent power supply current measurement for CMOS IC defect detection, IEEE Transactions on Industrial Electronics 36 (2) (1989) 211\u2013218","DOI":"10.1109\/41.19071"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB48","doi-asserted-by":"crossref","unstructured":"R. Gulati, W. Mao, D. Goel, Detection of \u2018undetectable\u2019 faults using IDDQ testing, in: Proceedings of International Test Conference 1992, 20\u201324 September 1992, Baltimore, MD, IEEE Computer Soc. Press, Silver Spring, MD, pp. 770\u2013777","DOI":"10.1109\/TEST.1992.527899"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB49","doi-asserted-by":"crossref","unstructured":"F. Vargas, M. Nicolaidis, SEU-tolerant SRAM design based on current monitoring, in: Proceedings of 24th International Symposium on Fault-Tolerant Computing (FTCS-24), 15\u201317 June 1994, Austin, Texas, IEEE Computer Soc. Press, Silver Spring, MD, pp. 106\u2013115","DOI":"10.1109\/FTCS.1994.315652"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB50","series-title":"Advances in CAD for VLSI, vol. 5: VLSI Testing","article-title":"Fault modeling in VLSI","author":"Abraham","year":"1986"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB51","series-title":"Advances in CAD for VLSI, vol. 5: VLSI Testing","article-title":"Test generation and fault simulation","author":"Bottorff","year":"1986"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB52","unstructured":"M. Sheu, C. Lee, Simplifying sequential circuit test generation, in: IEEE Design & Test of Computers, IEEE Computer Soc. Press, Silver Spring, MD, Fall 1994, pp. 29\u201338"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB53","doi-asserted-by":"crossref","unstructured":"I. Pomeranz, S. Reddy, LOCSTEP: A logic simulation based test generation procedure, in: Proceedings of 25th International Symposium on Fault-Tolerant Computing (FTCS-25), 27\u201330 June 1995, Pasadena, CA, IEEE Computer Soc. Press, Silver Spring, MD, pp. 110\u2013119","DOI":"10.1109\/FTCS.1995.466992"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB54","doi-asserted-by":"crossref","unstructured":"T. Fujino, H. Fujiwara, An efficient test generation algorithm based on search state dominance, in: Proceedings of 22nd International Symposium on Fault-Tolerant Computing (FTCS-22), 8\u201310 July 1992, Boston, MA, IEEE Computer Soc. Press, Silver Spring, MD, pp. 246\u2013253","DOI":"10.1109\/FTCS.1992.243577"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB55","doi-asserted-by":"crossref","unstructured":"J. Roth, W. Bouricius, P. Schneider, Programmed algorithms to compute tests to detect and distinguish between failures in logic circuits, IEEE Transactions on Electronic Computers EC-16 (October) (1967) 547\u2013580","DOI":"10.1109\/PGEC.1967.264743"},{"year":"1991","series-title":"Hochintegrierte Schaltungen: Pr\u00fcfgerechter Entwurf und Test","author":"Wunderlich","key":"10.1016\/S1383-7621(99)00041-7_BIB56"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB57","doi-asserted-by":"crossref","unstructured":"H. Fujiwara, T. Shimono, On the acceleration of test generation algorithms, in: Proceedings of 13th International Symposium on Fault-Tolerant Computing (FTCS-13), 28\u201330 June 1983, Milan, Italy, IEEE Computer Soc. Press, Silver Spring, MD, pp. 98\u2013105","DOI":"10.1109\/TC.1983.1676174"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB58","unstructured":"G. Robinson, HITEST \u2013 intelligent test generation, Proc. International Test Conference 1983, September 1983, Philadelphia, PA, IEEE Computer Soc. Press, Silver Spring, MD, pp. 311\u2013323"},{"issue":"3","key":"10.1016\/S1383-7621(99)00041-7_BIB59","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/TC.1981.1675757","article-title":"An implicit enumeration algorithm to generate tests for combinational logic circuits","volume":"C-30","author":"Goel","year":"1981","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB60","doi-asserted-by":"crossref","unstructured":"J. Gaisler, Concurrent error-detection and modular fault-tolerance in a 32-bit processing core for embedded space flight applications, in: Proceedings of 24th International Symposium on Fault-Tolerant Computing (FTCS-24), 15\u201317 June 1994, Austin, Texas, IEEE Computer Soc. Press, Silver Spring, MD, pp. 128\u2013130","DOI":"10.1109\/FTCS.1994.315650"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB61","doi-asserted-by":"crossref","unstructured":"I. Pomeranz, S. Reddy, A divide-and-conquer approach to test generation for large synchronous sequential circuits, in: Proceedings of 22nd International Symposium on Fault-Tolerant Computing (FTCS-22), 8\u201310 July 1992, Boston, MA, IEEE Computer Soc. Press, Silver Spring, MD, pp. 230\u2013237","DOI":"10.1109\/FTCS.1992.243579"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB62","doi-asserted-by":"crossref","unstructured":"G. Al-Hayek, Y. Le Traon, C. Robach, Impact of system partitioning on test cost, in: IEEE Design & Test of Computers, IEEE Computer Soc. Press, Silver Spring, MD, January 1997, pp. 64\u201374","DOI":"10.1109\/54.573369"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB63","doi-asserted-by":"crossref","unstructured":"B. Murray, J. Hayes, Testing ICs: getting to the core of the problem, IEEE Computer 29 (11) (1996) 32\u201338","DOI":"10.1109\/2.544235"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB64","unstructured":"A. Fuentes, R. David, B. Courtois, Random testing versus deterministic testing of RAMs, in: Proceedings of 16th International Symposium on Fault-Tolerant Computing (FTCS-16), 1\u20134 July 1986, Vienna, Austria, IEEE Computer Soc. Press, Silver Spring, MD, pp. 266\u2013271"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB65","unstructured":"S. Mukund, E. McCluskey, T. Rao, An apparatus for pseudo-deterministic testing, CRC Report No. 94-12, Center for Reliable Computing, Stanford University, October 1994"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB66","unstructured":"C. Dufaza, G. Cambon, LFSR-based deterministic and pseudo-random test pattern generator structures, in: Proceedings of European Test Conference 1991, IEEE Computer Soc. Press, Silver Spring, MD, pp. 27\u201334"},{"issue":"2","key":"10.1016\/S1383-7621(99)00041-7_BIB67","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1109\/12.123404","article-title":"A multiple seed linear feedback shift register","volume":"41","author":"Savir","year":"1992","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB68","doi-asserted-by":"crossref","unstructured":"S. Hellebrand, S. Tarnick, J. Rajski, Generation of vector patterns through reseeding of multiple-polynomial linear feedback shift registers, Proc. International Test Conference 1992, 20\u201324 September 1992, Baltimore, MD, IEEE Computer Soc. Press, Silver Spring, MD, pp. 120\u2013129","DOI":"10.1109\/TEST.1992.527812"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB69","doi-asserted-by":"crossref","unstructured":"P. Hortensius, H. Card, R. McLeod, W. Pries, Parallel random number generation for VLSI using cellular automata, IEEE Transactions on Computers (6) (1989) 769\u2013774","DOI":"10.1109\/12.24285"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB70","doi-asserted-by":"crossref","unstructured":"J. van Sas, F. Catthoor, H. De Man, Optimized BIST strategies for programmable data paths based on cellular automata, in: Proceedings of International Test Conference 1992, 20\u201324 September 1992, Baltimore, MD, IEEE Computer Soc. Press, Silver Spring, MD, pp. 110\u2013119","DOI":"10.1109\/TEST.1992.527811"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB71","unstructured":"B. Koenemann, J. Mucha, G. Zwiehoff, Built-in logic block observation techniques, in: Proceedings of International Test Conference 1979, Cherry Hill, NJ, pp. 37\u201341"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB72","doi-asserted-by":"crossref","unstructured":"L. Nachmann, K. Saluja, S. Upadhyaya, R. Reuse, Random pattern testing for sequential circuits revisited, in: Proceedings of 26th International Symposium on Fault-Tolerant Computing (FTCS-26), June 1996, Sendai, Japan, IEEE Computer Soc. Press, Silver Spring, MD, pp. 44\u201352","DOI":"10.1109\/FTCS.1996.534593"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB73","doi-asserted-by":"crossref","unstructured":"F. Corno, P. Prinetto, M. Reorda, Circular self-test path for FSMs, in: IEEE Design & Test of Computers, IEEE Computer Soc. Press, Silver Spring, MD, Winter 1996, pp. 50\u201360","DOI":"10.1109\/54.544536"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB74","doi-asserted-by":"crossref","unstructured":"A. Krasniewski, S. Pilarski, High quality testing of embedded RAMs using circular self-test path, in: Proceedings of International Test Conference 1992, 20\u201324 September 1992, Baltimore, MD, IEEE Computer Soc. Press, Silver Spring, MD, pp. 652\u2013661","DOI":"10.1109\/TEST.1992.527886"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB75","unstructured":"Synopsis, Scan Synthesis\/User Guide, August 1997"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB76","unstructured":"E. Eichelberger, T. Williams, A logic design structure for LSI testability, in: Proceedings of 14th Design Automation Conference, June 1977, pp. 462\u2013468"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB77","unstructured":"H. Ando, Testing VLSI with random access scan, in: Proceedings of Compcon 80, 1980, pp. 50\u201352"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB78","unstructured":"J. Steward, Application of SCAN\/SET for error detection and diagnostics, in: Proceedings of International Test Conference 1978, IEEE Computer Soc. Press, Silver Spring, MD"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB79","doi-asserted-by":"crossref","unstructured":"K. Cheng, Single-clock partial scan, in: IEEE Design & Test of Computers, IEEE Computer Soc. Press, Silver Spring, MD, Summer 1995, pp. 24\u201331","DOI":"10.1109\/54.386002"},{"issue":"6","key":"10.1016\/S1383-7621(99)00041-7_BIB80","doi-asserted-by":"crossref","first-page":"643","DOI":"10.1109\/12.277285","article-title":"Accumulator-based compaction of test responses","volume":"42","author":"Rajski","year":"1993","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"10.1016\/S1383-7621(99)00041-7_BIB81","doi-asserted-by":"crossref","first-page":"442","DOI":"10.1109\/TC.1980.1675603","article-title":"Syndrome-testable design of combinational circuits","volume":"29","author":"Savir","year":"1980","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"10.1016\/S1383-7621(99)00041-7_BIB82","doi-asserted-by":"crossref","first-page":"198","DOI":"10.1109\/TC.1983.1676204","article-title":"Testing by verifying Walsh coefficients","volume":"C-32","author":"Susskind","year":"1983","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB83","unstructured":"S. Hassan, E. McCluskey, Increased fault coverage through multiple signatures, in: Proceedings of 14th International Symposium on Fault-Tolerant Computing (FTCS-14), 20\u201322 June 1984, Kissimmee, Florida, IEEE Computer Soc. Press, Silver Spring, MD, pp. 354\u2013359"},{"issue":"4","key":"10.1016\/S1383-7621(99)00041-7_BIB84","doi-asserted-by":"crossref","first-page":"425","DOI":"10.1109\/12.588057","article-title":"Parallel signature analysis design with bounds on aliasing","volume":"46","author":"Saxena","year":"1997","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB85","doi-asserted-by":"crossref","unstructured":"Y. Zorian, V. Agarwal, Optimizing error masking in BIST by output data modification, Journal on Electronic Testing: Theory and Applications 1 (February) (1990) 59\u201372","DOI":"10.1007\/BF00134015"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB86","doi-asserted-by":"crossref","unstructured":"Y. Zorian, A. Ivanov, An effective BIST scheme for ROM's, IEEE Transactions on Computers 41 (5) (1992) 646\u2013653","DOI":"10.1109\/12.142691"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB87","doi-asserted-by":"crossref","unstructured":"K. Aiyama, K.K. Saluja, A method of reducing aliasing in built-in self-test environment, IEEE Transactions on Computer-Aided Design CAD-10 (4) (1991) 548\u2013553","DOI":"10.1109\/43.75640"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB88","unstructured":"IEEE Standard 1149.1: A Standard Boundary Scan Architecture"},{"year":"1992","series-title":"The Test Access Port and Boundary Scan Architecture","author":"Maunder","key":"10.1016\/S1383-7621(99)00041-7_BIB89"},{"year":"1992","series-title":"The Boundary Scan Handbook","author":"Parker","key":"10.1016\/S1383-7621(99)00041-7_BIB90"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB91","doi-asserted-by":"crossref","unstructured":"M. Levitt, Designing Ultra Sparc for testability, in: IEEE Design & Test of Computers, IEEE Computer Soc. Press, Silver Spring, MD, January 1997, pp. 10\u201317","DOI":"10.1109\/54.573352"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB92","doi-asserted-by":"crossref","unstructured":"S. Barbagallo, D. Medina, F. Corno, P. Prinetto. M. Reorda, Integrating online and offline testing of a switching memory, IEEE Design & Test of Computers, IEEE Computer Soc. Press, Silver Spring, MD, January 1998, pp. 63\u201370","DOI":"10.1109\/54.655184"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB93","doi-asserted-by":"crossref","unstructured":"B. Nadeau-Dostie, D. Burek, A. Hassan, ScanBist: a multifrequency scan-based BIST method, in: IEEE Design & Test of Computers, IEEE Computer Soc. Press, Silver Spring, MD, Spring 1994, pp. 7\u201317","DOI":"10.1109\/54.262318"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB94","doi-asserted-by":"crossref","unstructured":"B. K\u00f6nemann, B. Bennetts, N. Jarwala, B. Nadeau-Dostie, Built-in self-test: assuring system integrity, IEEE Computer 29 (11) (1996) 39\u201345","DOI":"10.1109\/2.544236"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB95","doi-asserted-by":"crossref","unstructured":"M. Lubaszewski, B. Courtois, On the design of self-checking boundary scannable boards, in: Proceedings of International Test Conference 1992, 20\u201324 September 1992, Baltimore, MD, IEEE Computer Soc. Press, Silver Spring, MD, pp. 372\u2013381","DOI":"10.1109\/TEST.1992.527846"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB96","doi-asserted-by":"crossref","unstructured":"R. Gupta, Y. Zorian, Introducing core-based system design, in: IEEE Design & Test of Computers, IEEE Computer Soc. Press, Silver Spring, MD, Winter 1997, pp. 15\u201325","DOI":"10.1109\/54.632877"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB97","doi-asserted-by":"crossref","unstructured":"J. Lo, J. Daly, M. Nicolaidis, Design of static CMOS self-checking circuits using built-in current sensing, in: Proceedings of 22nd International Symposium on Fault-Tolerant Computing (FTCS-22), 8\u201310 July 1992, Boston, MA, IEEE Computer Soc. Press, Silver Spring, MD, pp. 104\u2013111","DOI":"10.1109\/FTCS.1992.243610"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB98","doi-asserted-by":"crossref","unstructured":"F. Corno et al., On-line testing of an off-the-shelf microprocessor board for safety-critical applications, in: Proceedings of Second European Dependable Computing Conference (EDCC-2), 2\u20134 October 1996, Taormina, Italy, Springer, pp. 190\u2013201","DOI":"10.1007\/3-540-61772-8_38"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB99","doi-asserted-by":"crossref","unstructured":"P. Camurati, P. Prinetto, M. Reorda, Industrial BIST of embedded RAMs, in: IEEE Design & Test of Computers, IEEE Computer Soc. Press, Silver Spring, MD, Fall 1995, pp. 86\u201395","DOI":"10.1109\/MDT.1995.466385"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB100","series-title":"Advances in CAD for VLSI, vol. 5: VLSI Testing","article-title":"Memory testing","author":"Tuszynski","year":"1986"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB101","doi-asserted-by":"crossref","unstructured":"A. van de Goor, Using March tests to test SRAMs, IEEE Design & Test of Computers, March 1993, pp. 8\u201314","DOI":"10.1109\/54.199799"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB102","doi-asserted-by":"crossref","unstructured":"B. Nadeau-Dostie, A. Silburt, V. Agarwal, Serial interfacing for embedded memory testing, in: IEEE Design & Test of Computers, April 1990, pp. 52\u201363","DOI":"10.1109\/54.53045"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB103","doi-asserted-by":"crossref","unstructured":"P. Mazumder, J. Patel, An efficient built-in self testing for random access memory, IEEE Transactions on Industrial Electronics 36 (2) (1989) 246\u2013253","DOI":"10.1109\/41.19076"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB104","doi-asserted-by":"crossref","unstructured":"S. Jain, C. Stroud, Built-in self testing of embedded memories, in: IEEE Design & Test, October 1986, pp. 27\u201337","DOI":"10.1109\/MDT.1986.295041"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB105","doi-asserted-by":"crossref","unstructured":"M. Nicolaidis, Theory of transparent BIST for RAMs, IEEE Transactions on Computers 45 (10) (1996)","DOI":"10.1109\/12.543708"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB106","doi-asserted-by":"crossref","unstructured":"M. Nicolaidis, Transparent BIST for RAMs, in: Proceedings of International Test Conference 1992, 20\u201324 September 1992, Baltimore, MD, IEEE Computer Soc. Press, Silver Spring, MD, pp. 598\u2013607","DOI":"10.1109\/TEST.1992.527880"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB107","doi-asserted-by":"crossref","unstructured":"K. Iwasaki, S. Nakamura, Aliasing error for a mask ROM built-in self-test, IEEE Transactions on Computers 45 (3) (1996) 270\u2013277","DOI":"10.1109\/12.485566"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB108","series-title":"Advances in CAD for VLSI, vol. 5: VLSI Testing","article-title":"Easily testable PLA design","author":"Agarwal","year":"1986"},{"key":"10.1016\/S1383-7621(99)00041-7_BIB109","unstructured":"R. Treuer, H. Fujiwara, V. Agarwal, A low overhead, high coverage built-in self-test PLA design, in: Proceedings of 15th International Symposium on Fault-Tolerant Computing (FTCS-15), June 1985, Ann Arbor, Michigan, IEEE Computer Soc. Press, Silver Spring, MD, pp. 112\u2013117"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762199000417?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762199000417?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,4]],"date-time":"2024-12-04T00:32:53Z","timestamp":1733272373000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762199000417"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,7]]},"references-count":109,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2000,7]]}},"alternative-id":["S1383762199000417"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(99)00041-7","relation":{},"ISSN":["1383-7621"],"issn-type":[{"type":"print","value":"1383-7621"}],"subject":[],"published":{"date-parts":[[2000,7]]}}}