{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T15:18:23Z","timestamp":1742397503536,"version":"3.30.1"},"reference-count":33,"publisher":"Elsevier BV","issue":"10","license":[{"start":{"date-parts":[[2000,7,1]],"date-time":"2000-07-01T00:00:00Z","timestamp":962409600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,7]]},"DOI":"10.1016\/s1383-7621(99)00044-2","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"873-888","source":"Crossref","is-referenced-by-count":4,"title":["Dynamic reconfiguration of node location in wormhole networks"],"prefix":"10.1016","volume":"46","author":[{"given":"Jos\u00e9 L.","family":"S\u00e1nchez","sequence":"first","affiliation":[]},{"given":"Jos\u00e9 M.","family":"Garc\u0131\u0301a","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(99)00044-2_BIB1","unstructured":"D.A. Buell, J.M. Arnold, W.J. Kleinfelder, Splash 2: FPGAs in a Custom Computing Machine, IEEE Computer Soc. Press, Silver Spring MD, 1996"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB2","series-title":"Computing with Parallel Architectures: T. Node","first-page":"101","article-title":"Software tools for developing programs on a reconfigurable parallel architecture","author":"Fraboul","year":"1991"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB3","unstructured":"G.H. Golub, C.F. Van Loan, Matrix computations, North Oxford Academic, 1983"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB4","series-title":"Multi-processor Computer Architectures","article-title":"Reconfigurable transputer processor architectures","author":"Nicole","year":"1990"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB5","unstructured":"A.S. Tanenbaum, Computer Networks, 2nd ed., Prentice-Hall, Englewood Cliffs, NJ, 1988"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB6","doi-asserted-by":"crossref","unstructured":"N.J. Boden, D. Cohen, R.E. Felderman, A.E. Kulawik, C.L. Seitz, J. Seizovic, W. Su, Myrinet \u2013 A Gigabit per Second Local Area Network, IEEE Micro, 1995, pp. 29\u201336","DOI":"10.1109\/40.342015"},{"issue":"2","key":"10.1016\/S1383-7621(99)00044-2_BIB7","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1109\/TC.1984.1676405","article-title":"Finding maximum on an array processor with a global bus","volume":"C-33","author":"Bokhari","year":"1983","journal-title":"IEEE Trans. Comp."},{"key":"10.1016\/S1383-7621(99)00044-2_BIB8","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1016\/0743-7315(91)90084-M","article-title":"The power of reconfiguration","volume":"13","author":"Ben-Asher","year":"1991","journal-title":"J. Parallel and Distributed Comput."},{"issue":"2","key":"10.1016\/S1383-7621(99)00044-2_BIB9","article-title":"A cost and speed model for k-ary n-cube wormhole routers","volume":"9","author":"Chien","year":"1998","journal-title":"IEEE Trans. Parallel and Distributed Sys."},{"issue":"5","key":"10.1016\/S1383-7621(99)00044-2_BIB10","doi-asserted-by":"crossref","first-page":"547","DOI":"10.1109\/TC.1987.1676939","article-title":"Deadlock-free message routing in multiprocessor interconnection networks","volume":"C-36","author":"Dally","year":"1987","journal-title":"IEEE Trans. Computers"},{"issue":"12","key":"10.1016\/S1383-7621(99)00044-2_BIB11","doi-asserted-by":"crossref","first-page":"1320","DOI":"10.1109\/71.250114","article-title":"A new theory of deadlock-free adaptive routing in wormhole networks","volume":"4","author":"Duato","year":"1993","journal-title":"IEEE Trans. Parallel and Distributed Systems"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB12","first-page":"267","article-title":"Virtual cut-through: a new computer communication switching technique","volume":"3","author":"Kermani","year":"1979","journal-title":"Computer Networks"},{"issue":"12","key":"10.1016\/S1383-7621(99)00044-2_BIB13","doi-asserted-by":"crossref","first-page":"1145","DOI":"10.1109\/T-C.1975.224157","article-title":"Access and alignment of data in an array processor","volume":"C-24","author":"Lawrie","year":"1975","journal-title":"IEEE Transactions on Comput."},{"issue":"6","key":"10.1016\/S1383-7621(99)00044-2_BIB14","doi-asserted-by":"crossref","first-page":"678","DOI":"10.1109\/12.277290","article-title":"Parallel computations on reconfigurable meshes","volume":"42","author":"Miller","year":"1993","journal-title":"IEEE Trans. Comp."},{"issue":"10","key":"10.1016\/S1383-7621(99)00044-2_BIB15","doi-asserted-by":"crossref","first-page":"943","DOI":"10.1109\/TC.1985.6312198","article-title":"Hot spot contention and combining in multistage interconnect networks","volume":"C-34","author":"Pfister","year":"1985","journal-title":"IEEE Trans. Comp."},{"issue":"1","key":"10.1016\/S1383-7621(99)00044-2_BIB16","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/71.262584","article-title":"The impact of pipelined channels on k-ary n-cube networks","volume":"5","author":"Scott","year":"1994","journal-title":"IEEE Trans. Parallel and Distributed Sys."},{"key":"10.1016\/S1383-7621(99)00044-2_BIB17","doi-asserted-by":"crossref","first-page":"826","DOI":"10.1109\/TC.1983.1676331","article-title":"Mesh connected computers with broadcasting","volume":"C-32","author":"Stout","year":"1983","journal-title":"IEEE Trans. Comp."},{"key":"10.1016\/S1383-7621(99)00044-2_BIB18","doi-asserted-by":"crossref","unstructured":"J. Adamo, C. Bonello, Tenor++: a dynamic configurer for supernode machines, in: Lecture Notes in Computer Science, vol. 457, Springer, Berlin, 1990, pp. 640\u2013651","DOI":"10.1007\/3-540-53065-7_140"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB19","doi-asserted-by":"crossref","unstructured":"R. Amerson, R.J. Carter, W.B Culbertson, P. Kuekes, G. Snider, Teramac-configurable custom computing, in: IEEE Symposium on FPGAs for Custom Computing Machines, 1995, pp. 32\u201338","DOI":"10.1109\/FPGA.1995.477406"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB20","doi-asserted-by":"crossref","unstructured":"R. Bittner, P. Athanas, Wormhole run-time reconfiguration, in: Proceedings of the ACM International Symposium of FPGAs, 1997, pp. 79\u201385","DOI":"10.1145\/258305.258315"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB21","doi-asserted-by":"crossref","unstructured":"A. Bauch, R. Braam, E. Maehle, DAMP: a dynamic reconfigurate multiprocessor system with a distributed switching network, in: The Second European Distributed Memory Computing Conference, Munich, April 1991, pp. 495\u2013504","DOI":"10.1007\/BFb0032965"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB22","unstructured":"F. Desprez, B. Tourancheau, Evaluation des performances de la machine Tnode, La lettre du Transputer, LIB Besacon, No. 7, 1990"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB23","doi-asserted-by":"crossref","unstructured":"C. Ebeling, D.C. Cronquist, P. Franklin, RaPiD-reconfigurable Pipelined Datapath, in: Proceedings of the Sixth International Workshop on Field-Programmable Logic and Applications, 1996","DOI":"10.1007\/3-540-61730-2_13"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB24","doi-asserted-by":"crossref","unstructured":"J.M. Garc\u0131\u0301a, J. Duato, An algorithm for dynamic reconfiguration of a multicomputer network, in: Proceedings of the Third IEEE Symposium on Parallel and Distributed Processing, 1991, pp. 845\u2013855","DOI":"10.1109\/SPDP.1991.218232"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB25","series-title":"Euromicro Workshop on Parallel and Distributed Process","first-page":"317","article-title":"Dynamic reconfiguration of multicomputer networks: limitations and tradeoffs","author":"Garc\u0131\u0301a","year":"1993"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB26","doi-asserted-by":"crossref","unstructured":"J.M. Garc\u0131\u0301a, J.L. S\u00e1nchez, P. Gonz\u00e1lez, Pepe: a trace-driven simulator to evaluate reconfigurable multicomputer architectures, in: Lecture Notes in Computer Science, vol. 1184, Springer, Berlin, 1996, pp. 302\u2013311","DOI":"10.1007\/3-540-62095-8_32"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB27","doi-asserted-by":"crossref","unstructured":"E. Mirsky, A. Dehon, MATRIX: A reconfigurable computing architecture with configurable instruction distribution and deployable resources, in: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, April 1996","DOI":"10.1109\/FPGA.1996.564808"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB28","doi-asserted-by":"crossref","unstructured":"R. Miller, V.K. Prasanna Kumar, D. Reisis, Q.F. Stout, Meshes with reconfigurable buses, in: Proceedings of the MIT Conference on Advanced Research, VLSI, January 1988, pp. 163\u2013178","DOI":"10.7551\/mitpress\/1102.003.0014"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB29","doi-asserted-by":"crossref","unstructured":"D. Reisis, V.K. Prasanna-Kumar, VLSI arrays with reconfigurable buses, in: Proceedings of the International Conference on Supercomputing, 1987","DOI":"10.1007\/3-540-18991-2_41"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB30","doi-asserted-by":"crossref","unstructured":"J.L. S\u00e1nchez, J.M. Garc\u0131\u0301a, J. Fern\u00e1ndez, Improving the performance of parallel triangularization of a sparse matrix using a reconfigurable multicomputer, in: Lecture Notes in Computer Science, vol. 1041, Springer, Berlin, 1996, pp. 493\u2013502","DOI":"10.1007\/3-540-60902-4_52"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB31","doi-asserted-by":"crossref","unstructured":"J.L. S\u00e1nchez, J.M. Garc\u0131\u0301a, J. Duato, Using channel pipelining in reconfigurable interconnection networks, in: The Sixth Euromicro Workshop on Parallel and Distributed Processing, IEEE Computer Soc. Press, Silver Spring MD, 1998, pp. 120\u2013126.","DOI":"10.1109\/EMPDP.1998.647188"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB32","doi-asserted-by":"crossref","unstructured":"Q.F. Stout, Meshes with multiple bus, in: Proceedings of the 27th IEEE Symposium on the Foundations of Computer Science, 1986, pp. 264\u2013273","DOI":"10.1109\/SFCS.1986.32"},{"key":"10.1016\/S1383-7621(99)00044-2_BIB33","unstructured":"J.M. Garc\u0131\u0301a, Desarrollo de herramientas para una programaci\u00f3n eficiente de las redes de transputers: estudio de la reconfiguraci\u00f3n din\u00e1mica de la red de interconexi\u00f3n, Ph.D thesis, Universidad Polit\u00e9cnica de Valencia, 1991"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762199000442?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762199000442?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,6]],"date-time":"2024-12-06T17:52:09Z","timestamp":1733507529000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762199000442"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,7]]},"references-count":33,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2000,7]]}},"alternative-id":["S1383762199000442"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(99)00044-2","relation":{},"ISSN":["1383-7621"],"issn-type":[{"type":"print","value":"1383-7621"}],"subject":[],"published":{"date-parts":[[2000,7]]}}}