{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T01:53:20Z","timestamp":1648778000004},"reference-count":6,"publisher":"Elsevier BV","issue":"10","license":[{"start":{"date-parts":[[2000,7,1]],"date-time":"2000-07-01T00:00:00Z","timestamp":962409600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,7]]},"DOI":"10.1016\/s1383-7621(99)00047-8","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T14:33:56Z","timestamp":1049726036000},"page":"951-954","source":"Crossref","is-referenced-by-count":0,"title":["Parameterization of efficient dynamic reconfigurable trees"],"prefix":"10.1016","volume":"46","author":[{"given":"Gopal","family":"Racherla","sequence":"first","affiliation":[]},{"given":"Sridhar","family":"Radhakrishnan","sequence":"additional","affiliation":[]},{"given":"L.S","family":"DeBrunner","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(99)00047-8_BIB1","doi-asserted-by":"crossref","unstructured":"N.N. Biswas, S. Srinivas, A reconfigurable tree architecture with multistage interconnection network, IEEE Transactions on Computers 39 (1990) 1481\u20131485","DOI":"10.1109\/12.61069"},{"key":"10.1016\/S1383-7621(99)00047-8_BIB2","unstructured":"S. Browning, The tree machine: a highly concurrent computing environment, Ph.D. thesis, Department of Computer Science, California Institute of Technology, 1980"},{"key":"10.1016\/S1383-7621(99)00047-8_BIB3","doi-asserted-by":"crossref","unstructured":"S.P. Kartashev, S.I. Kartashev, Analysis and synthesis of dynamic multicomputer networks that reconfigure into rings, trees and stars, IEEE Transactions on Computers 36 (7) (1987) 823\u2013843","DOI":"10.1109\/TC.1987.1676979"},{"key":"10.1016\/S1383-7621(99)00047-8_BIB4","doi-asserted-by":"crossref","unstructured":"D.K. Pradhan, Dynamically restructurable fault-tolerant processor network architectures, IEEE Transactions on Computers C-33 (1985) 434\u2013447","DOI":"10.1109\/TC.1985.1676583"},{"key":"10.1016\/S1383-7621(99)00047-8_BIB5","doi-asserted-by":"crossref","unstructured":"S. Srinivas, N.N. Biswas, Design and analysis of a generalized architectures for a reconfigurable m-ary tree structures, IEEE Transactions on Computers 41(11) (1992) 1465\u20131478","DOI":"10.1109\/12.177316"},{"key":"10.1016\/S1383-7621(99)00047-8_BIB6","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/MC.1985.1662776","article-title":"Reconfiguration strategies for parallel architectures","volume":"18","author":"Yellamanchili","year":"1985","journal-title":"IEEE Computer"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762199000478?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762199000478?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,14]],"date-time":"2019-04-14T01:26:48Z","timestamp":1555205208000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762199000478"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,7]]},"references-count":6,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2000,7]]}},"alternative-id":["S1383762199000478"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(99)00047-8","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2000,7]]}}}