{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T20:10:19Z","timestamp":1648843819630},"reference-count":33,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[2003,4,1]],"date-time":"2003-04-01T00:00:00Z","timestamp":1049155200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer Networks"],"published-print":{"date-parts":[[2003,4]]},"DOI":"10.1016\/s1389-1286(02)00453-x","type":"journal-article","created":{"date-parts":[[2003,2,17]],"date-time":"2003-02-17T13:07:53Z","timestamp":1045487273000},"page":"623-640","source":"Crossref","is-referenced-by-count":2,"title":["Design methodology for a modular service-driven network processor architecture"],"prefix":"10.1016","volume":"41","author":[{"given":"Maria","family":"Gabrani","sequence":"first","affiliation":[]},{"given":"Gero","family":"Dittmann","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"D\u00f6ring","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Herkersdorf","sequence":"additional","affiliation":[]},{"given":"Patricia","family":"Sagmeister","sequence":"additional","affiliation":[]},{"given":"Jan","family":"van Lunteren","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1389-1286(02)00453-X_BIB1","unstructured":"3GPP TS 23.060, General Packet Radio Service (GPRS); Service Description, v4.2.0, October 2000"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB2","unstructured":"M. Adiletta, M. Rosenbluth, D. Bernstein, G. Wolrich, H. Wilkinson, The next generation of Intel IXP network processors, Intel Technology Journal, vol. 06(03), August 15, 2002"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB3","unstructured":"Agere Systems, Inc., The Challenge for Next Generation Network Processors, White Paper, April 2001"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB4","series-title":"Compilers","author":"Aho","year":"1986"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB5","doi-asserted-by":"crossref","unstructured":"M. Arnold, H. Corporaal, Designing domain-specific processors, in: Proceedings of 9th International Symposium on Hardware\/Software Codesign (CODES\u201901), April 2001, pp. 61\u201366","DOI":"10.1145\/371636.371677"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB6","unstructured":"AF-TM-0056.000, ATM Traffic Specification Version 4.0, ATM Forum, April 1996"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB7","doi-asserted-by":"crossref","unstructured":"E. Bowen, C. Jeffries, L. Kencl, A. Kind, R. Pletka, Bandwidth allocation for non-responsive flows with active queue management, in: Proceedings of International Zurich Seminar on Broadband Communications, Zurich, 2002","DOI":"10.1109\/IZSBC.2002.991753"},{"issue":"5","key":"10.1016\/S1389-1286(02)00453-X_BIB8","doi-asserted-by":"crossref","first-page":"641","DOI":"10.1016\/S1389-1286(02)00454-1","article-title":"Fast and accurate performance evaluation of network processor architectures: combining simulation with analytical estimation","volume":"41","author":"Chakraborty","year":"2003","journal-title":"Computer Networks"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB9","unstructured":"P. Crowley, J.-L. Baer, A modeling framework for network processor systems, in: Proceedings of 8th International Symposium on High-Performance Computer Architectures; Workshop on Network Processors, Cambridge, MA, February 3, 2002"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB10","unstructured":"G. Dittmann, Programmable Finite State Machines for High-speed Communication Components, Master\u2019s Thesis, Darmstadt University of Technology, 2000. Available from <http:\/\/www.zurich.ibm.com\/~ged\/HeaderParser_Dittmann.pdf>"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB11","unstructured":"draft-ietf-diffserv-model-06.txt, An Informal Management Model for Diffserv Routers, Y. Bernet, S. Blake, A. Smith, February, 2001"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB12","doi-asserted-by":"crossref","unstructured":"F. Engel, J. Nuhrenberg, G.P. Fettweis, A generic tool set for application specific processor architectures, in: Proceedings of 8th International Workshop on Hardware\/Software Codesign (CODES 2000), May 2000, pp. 126\u2013130","DOI":"10.1145\/334012.334036"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB13","unstructured":"EZchip Technologies Ltd., Network Processor Designs for Next-Generation Networking Equipment, White Paper, 1999"},{"issue":"4","key":"10.1016\/S1389-1286(02)00453-X_BIB14","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1109\/90.251892","article-title":"Random early detection gateways for congestion avoidance","volume":"1","author":"Floyd","year":"1993","journal-title":"ACM Transactions on Networking"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB15","series-title":"Specification and Design of Embedded Systems","author":"Gajski","year":"1994"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB16","unstructured":"P.N. Glaskowsky, Intel Beefs Up Networking Line: New Chips Help IXP Family Reach New Markets, Microdesign Resources, Cahners Microprocessor Report, March 18, 2002"},{"issue":"9","key":"10.1016\/S1389-1286(02)00453-X_BIB17","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1109\/2.612253","article-title":"A single-chip multiprocessor","volume":"30","author":"Hammond","year":"1997","journal-title":"IEEE Computer"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB18","unstructured":"I.-J. Huang, A.M. Despain, Generating instruction sets and microarchitectures from applications, in: Proceedings of International Conference on Computer Aided Design (ICCAD-94), November 1994, pp. 391\u2013396"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB19","unstructured":"J. Huh, S.W. Keckler, D. Burger, Exploring the design space of future CMPs, in: Proceedings of International Conference on Parallel Architectures and Compilation Techniques (PACT 2001), pp. 199\u2013210"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB20","unstructured":"IBM Corporation, Network Processor 4GS3 Overview, Application Note, October 1999"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB21","unstructured":"C. Jenkins, NPU co-processors, the power to process, Presentation at Network Processor Conference, August 2000"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB22","doi-asserted-by":"crossref","unstructured":"J. van Lunteren, Searching very large routing tables in wide embedded memory, in: Proceedings of IEEE Globecom, vol. 3, November 2001, pp. 1615\u20131619","DOI":"10.1109\/GLOCOM.2001.965853"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB23","doi-asserted-by":"crossref","unstructured":"J. van Lunteren, A.P.J. Engbersen, Dynamic multi-field packet classification, in: Proceedings of IEEE Globecom, November 2002","DOI":"10.1109\/GLOCOM.2002.1189025"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB24","unstructured":"J.A. Nestor, V. Tamas, Exploiting scheduling freedom in controller synthesis, in: Proceedings of 6th International Workshop on High-Level Synthesis, November 1992, pp. 74\u201386"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB25","doi-asserted-by":"crossref","unstructured":"S. Pees, A. Hoffmann, V. Zivojnovic, H. Meyr, LISA: Machine description language for cycle-accurate models of programmable dsp architectures, in: Proceedings of 35th Design Automation Conference (DAC\u201999), June 1999, pp. 933\u2013938","DOI":"10.1145\/309847.310101"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB26","doi-asserted-by":"crossref","unstructured":"RFC 1633, Integrated Services in the Internet Architecture: An Overview, R. Braden, D. Clark, S. Shenker, July 1994","DOI":"10.17487\/rfc1633"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB27","doi-asserted-by":"crossref","unstructured":"RFC 2309, Recommendations on Queue Management and Congestion Avoidance in the Internet, B. Braden et al., April 1998","DOI":"10.17487\/rfc2309"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB28","doi-asserted-by":"crossref","unstructured":"RFC 2475, An Architecture for Differentiated Services, S. Blake et al., December 1998","DOI":"10.17487\/rfc2475"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB29","doi-asserted-by":"crossref","unstructured":"RFC 3031, Multiprotocol Label Switching, E. Rosen et al., January 2001","DOI":"10.17487\/rfc3031"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB30","unstructured":"SystemC, Version 2.0 Beta-1, User\u2019s Guide, 2001"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB31","unstructured":"Texas Instruments Incorporated, TMS320C80 Digital Signal Processor Data Sheet 2000"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB32","doi-asserted-by":"crossref","unstructured":"L. Thiele, S. Chakraborty, M. Gries, S. K\u00fcnzli, Design space exploration of network processor architectures, in: Proceedings of 8th International Symposium on High-Performance Computer Architecture; Workshop on Network Processors, Cambridge, MA, February 3, 2002","DOI":"10.1016\/B978-155860875-7.50022-3"},{"key":"10.1016\/S1389-1286(02)00453-X_BIB33","series-title":"ARCS 2002","first-page":"149","article-title":"Design tradeoffs for embedded network processors","author":"Wolf","year":"2002"}],"container-title":["Computer Networks"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S138912860200453X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S138912860200453X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,12]],"date-time":"2020-03-12T02:47:58Z","timestamp":1583981278000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S138912860200453X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,4]]},"references-count":33,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2003,4]]}},"alternative-id":["S138912860200453X"],"URL":"https:\/\/doi.org\/10.1016\/s1389-1286(02)00453-x","relation":{},"ISSN":["1389-1286"],"issn-type":[{"value":"1389-1286","type":"print"}],"subject":[],"published":{"date-parts":[[2003,4]]}}}