{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:26:54Z","timestamp":1761323214391},"reference-count":32,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[2003,4,1]],"date-time":"2003-04-01T00:00:00Z","timestamp":1049155200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer Networks"],"published-print":{"date-parts":[[2003,4]]},"DOI":"10.1016\/s1389-1286(02)00454-1","type":"journal-article","created":{"date-parts":[[2003,2,17]],"date-time":"2003-02-17T13:07:53Z","timestamp":1045487273000},"page":"641-665","source":"Crossref","is-referenced-by-count":66,"title":["Performance evaluation of network processor architectures: combining simulation with analytical estimation"],"prefix":"10.1016","volume":"41","author":[{"given":"Samarjit","family":"Chakraborty","sequence":"first","affiliation":[]},{"given":"Simon","family":"K\u00fcnzli","sequence":"additional","affiliation":[]},{"given":"Lothar","family":"Thiele","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Herkersdorf","sequence":"additional","affiliation":[]},{"given":"Patricia","family":"Sagmeister","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1389-1286(02)00454-1_BIB1","doi-asserted-by":"crossref","unstructured":"S.G. Abraham, B.R. Rau, R. Shreiber, Fast design space exploration through validity and quality filtering of subsystem designs, Technical Report HPL-2001-220, Compiler and Architecture Research Program, Hewlett Packard Laboratories, August 2000","DOI":"10.1145\/354880.354891"},{"issue":"5","key":"10.1016\/S1389-1286(02)00454-1_BIB2","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1109\/71.159037","article-title":"Performance tradeoffs in multithreaded processors","volume":"3","author":"Agarwal","year":"1992","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB3","unstructured":"Alpha Architecture Reference Manual, Digital Press, 1992"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB4","doi-asserted-by":"crossref","unstructured":"J.Y. Le Boudec, P. Thiran, Network Calculus\u2013\u2013A Theory of Deterministic Queuing Systems for the Internet, Lecture Notes in Computer Science, vol. 2050, Springer, Berlin, 2001","DOI":"10.1007\/3-540-45318-0"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB5","doi-asserted-by":"crossref","unstructured":"D.C. Burger, T.M. Austin, The SimpleScalar tool set, Technical Report CS-TR-1997-1342, University of Wisconsin, Madison, 1997","DOI":"10.1145\/268806.268810"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB6","unstructured":"P. Crowley, J.-L. Baer, A modeling framework for network processor systems, in: Proc. 1st Workshop on Network Processors, held in conjunction with the 8th International Symposium on High-Performance Computer Architecture, Cambridge, MA, February 2002. An enhanced version of this paper appears in the book \u201cNetwork Processor Design: Issues and Practices, Volume 1\u201d, Morgan Kaufmann, San Mateo, CA, October 2002"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB7","unstructured":"P. Crowley, M. Fiuczynski, J.-L. Baer, On the performance of multithreaded architectures for network processors, Technical Report 2000-10-01, Department of Computer Science, University of Washington, 2000"},{"issue":"1","key":"10.1016\/S1389-1286(02)00454-1_BIB8","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1109\/18.61109","article-title":"A calculus for network delay","volume":"37","author":"Cruz","year":"1991","journal-title":"IEEE Transaction on Information Theory"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB9","unstructured":"M.A. Franklin, T. Wolf, A network processor performance and design model with benchmark parameterization, in: Proc. 1st Workshop on Network Processors, held in conjunction with the 8th International Symposium on High-Performance Computer Architecture, Cambridge, MA, February 2002. An enhanced version of this paper appears in the book \u201cNetwork Processor Design: Issues and Practices, Volume 1\u201d, Morgan Kaufmann, San Mateo, CA, October 2002"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB10","series-title":"Specification and Design of Embedded Systems","author":"Gajski","year":"1994"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB11","doi-asserted-by":"crossref","unstructured":"T. Givargis, F. Vahid, J. Henkel, System-level exploration for pareto-optimal configurations in parameterized system-on-a-chip, in: Proc. International Conference on Computer-Aided Design (ICCAD), San Jose, 2001, IEEE Transactions on Very Large Scale Integration Systems, in press","DOI":"10.1109\/ICCAD.2001.968593"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB12","series-title":"System Design with SystemC","author":"Gr\u00f6tker","year":"2002"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB13","unstructured":"Blue Logic technology, IBM. Available from <http:\/\/www.chips.ibm.com\/bluelogic\/>"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB14","unstructured":"Coreconnect bus architecture, IBM. Available from <http:\/\/www.chips.ibm.com\/products\/coreconnect\/>"},{"issue":"9","key":"10.1016\/S1389-1286(02)00454-1_BIB15","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/MC.2002.1033026","article-title":"PICO: Automatically designing custom computers","volume":"35","author":"Kathail","year":"2002","journal-title":"IEEE Computer"},{"issue":"3","key":"10.1016\/S1389-1286(02)00454-1_BIB16","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1145\/354871.354874","article-title":"The Click modular router","volume":"18","author":"Kohler","year":"2000","journal-title":"ACM Transactions on Computer Systems"},{"issue":"6","key":"10.1016\/S1389-1286(02)00454-1_BIB17","doi-asserted-by":"crossref","first-page":"768","DOI":"10.1109\/43.924830","article-title":"System level performance analysis for designing on-chip communication architectures","volume":"20","author":"Lahiri","year":"2001","journal-title":"IEEE Transactions on Computer Aided-Design of Integrated Circuits and Systems"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB18","unstructured":"National Laboratory for Applied Network Research (NLANR), Traces collected in June 2000. Available from <http:\/\/pma.nlanr.net\/pma\/>"},{"issue":"3","key":"10.1016\/S1389-1286(02)00454-1_BIB19","doi-asserted-by":"crossref","first-page":"344","DOI":"10.1109\/90.234856","article-title":"A generalized processor sharing approach to flow control in integrated services networks: the single-node case","volume":"1","author":"Parekh","year":"1993","journal-title":"IEEE\/ACM Transactions on Networking"},{"issue":"11","key":"10.1016\/S1389-1286(02)00454-1_BIB20","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/2.963445","article-title":"Exploring embedded-systems architectures with artemis","volume":"34","author":"Pimentel","year":"2001","journal-title":"IEEE Computer"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB21","unstructured":"IBM PowerNP NPe405 Embedded Processors. Available from <http:\/\/www-3.ibm.com\/chips\/techlib\/techlib.nsf\/products\/PowerNP_NPe405_Embedded_Processor>"},{"issue":"4","key":"10.1016\/S1389-1286(02)00454-1_BIB22","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1109\/2.917544","article-title":"Embedded computer architecture and automation","volume":"34","author":"Rau","year":"2001","journal-title":"IEEE Computer"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB23","doi-asserted-by":"crossref","unstructured":"S. Shenker, J. Wroclawski, General characterization parameters for integrated service network elements, RFC 2215, IETF, September 1997","DOI":"10.17487\/rfc2215"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB24","unstructured":"G. Snider, Spacewalker: Automated design space exploration for embedded computer systems, Technical Report HPL-2001-220, Compiler and Architecture Research Program, Hewlett Packard Laboratories, September 2001"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB25","unstructured":"SystemC homepage http:\/\/www.systemc.org"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB26","unstructured":"L. Thiele, S. Chakraborty, M. Gries, S. K\u00fcnzli, Design space exploration of network processor architectures, in: Proc. 1st Workshop on Network Processors, held in conjunction with the 8th International Symposium on High-Performance Computer Architecture, Cambridge, MA, February 2002. An enhanced version of this paper appears in the book \u201cNetwork Processor Design: Issues and Practices, Volume 1\u201d, Morgan Kaufmann, San Mateo, CA, October 2002"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB27","doi-asserted-by":"crossref","unstructured":"L. Thiele, S. Chakraborty, M. Gries, S. K\u00fcnzli. A framework for evaluating design tradeoffs in packet processing architectures, in: Proc. 39th Design Automation Conference (DAC), New Orleans, USA, ACM Press, 2002","DOI":"10.1145\/513918.514136"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB28","doi-asserted-by":"crossref","unstructured":"L. Thiele, S. Chakraborty, M. Gries, A. Maxiaguine, J. Greutert. Embedded software in network processors\u2013\u2013models and algorithms, in: First Workshop on Embedded Software, Lecture Notes in Computer Science 2211, Lake Tahoe, CA, USA, Springer, Berlin, 2001, pp. 416\u2013434","DOI":"10.1007\/3-540-45449-7_29"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB29","unstructured":"T. Wolf, Design and performance of a scalable high-performance programmable router, Ph.D. thesis, Department of Computer Science, Washington University, St. Louis, 2002"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB30","doi-asserted-by":"crossref","unstructured":"T. Wolf, M. Franklin. CommBench\u2013\u2013A telecommunications benchmark for network processors, in: Proc. IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Austin, TX, 2000, pp. 154\u2013162","DOI":"10.1109\/ISPASS.2000.842295"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB31","unstructured":"T. Wolf, M.A. Franklin, E.W. Spitznagel, Design tradeoffs for embedded network processors, Technical Report WUCS-00-24, Department of Computer Science, Washington University, St. Louis, 2000"},{"key":"10.1016\/S1389-1286(02)00454-1_BIB32","unstructured":"F. Worm, A performance evaluation of memory organizations in the context of core based network processor designs, Master\u2019s thesis, Institut Eur\u00e9com, Sophia-Antipolis, France, This work was done at IBM Research Laboratory Z\u00fcrich, 2001"}],"container-title":["Computer Networks"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1389128602004541?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1389128602004541?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,12]],"date-time":"2020-03-12T02:48:00Z","timestamp":1583981280000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1389128602004541"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,4]]},"references-count":32,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2003,4]]}},"alternative-id":["S1389128602004541"],"URL":"https:\/\/doi.org\/10.1016\/s1389-1286(02)00454-1","relation":{},"ISSN":["1389-1286"],"issn-type":[{"value":"1389-1286","type":"print"}],"subject":[],"published":{"date-parts":[[2003,4]]}}}