{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T12:08:19Z","timestamp":1648987699127},"reference-count":22,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2013,7,29]],"date-time":"2013-07-29T00:00:00Z","timestamp":1375056000000},"content-version":"vor","delay-in-days":4076,"URL":"http:\/\/creativecommons.org\/licenses\/by-nc-nd\/3.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Electronic Notes in Theoretical Computer Science"],"published-print":{"date-parts":[[2002,6]]},"DOI":"10.1016\/s1571-0661(04)80474-2","type":"journal-article","created":{"date-parts":[[2004,9,28]],"date-time":"2004-09-28T19:29:25Z","timestamp":1096399765000},"page":"140-159","source":"Crossref","is-referenced-by-count":2,"title":["Formal Synthesis of Real-Time Embedded Software by Time-Memory Scheduling of Colored Time Petri Nets1 1This work was partially supported by research project grant NSC-90-2215-E-194-009 from the National Science Council, Taiwan, ROC."],"prefix":"10.1016","volume":"65","author":[{"given":"Pao-Ann","family":"Hsiung","sequence":"first","affiliation":[]},{"given":"Chuen-Hau","family":"Gau","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB1","doi-asserted-by":"crossref","unstructured":"Altisen K., G. G\u00f6ssler, A. Pnueli, J. Sifakis, S. Tripakis and S. Yovine, A framework for scheduler synthesis, in: Real-Time System Symposium (RTSS'99) (1999).","DOI":"10.1109\/REAL.1999.818838"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB2","doi-asserted-by":"crossref","unstructured":"Balarin F. and M. Chiodo, Software synthesis for complex reactive embedded systems, in: Proc. of International Conference on Computer Design (ICCD'99) (1999), pp. 634\u2013639.","DOI":"10.1109\/ICCD.1999.808608"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB3","series-title":"\u201cHardware-software Co-design of Embedded Systems: the POLIS approach\u201d","author":"Balarin","year":"1997"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB4","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1109\/32.75415","article-title":"Modeling and verification of time dependent systems using time petri nets","volume":"17","author":"Berthomieu","year":"1991","journal-title":"IEEE Transactions on Software Engineering"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB5","unstructured":"Berthomieu B. and M. Menasche, An enumerative approach for analyzing time petri nets, in: Proc. of the IFIP Congress, 1983."},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB6","doi-asserted-by":"crossref","unstructured":"Coppo P., M. D'Ambrosio and V. Vercellone, The A-VPN server: a solution for ATM virtual private networks, in: Proc. Singapore ICCS'94, 1994.","DOI":"10.1109\/ICCS.1994.474058"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB7","doi-asserted-by":"crossref","unstructured":"Cortadella J., A. Kondratyev, L. Lavagno, M. Massot, S. Moral, C. Passerone, Y. Watanabe and A. Sangiovanni-Vincentelli, Task generation and compile-time scheduling for mixed data-control embedded software, in: Proc. Design Automation Conference (DAC'00), 2000.","DOI":"10.1145\/337292.337553"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB8","first-page":"1731","article-title":"Hardware-software timing coverification of distributed embedded systems","volume":"E83-D","author":"Fu","year":"2000","journal-title":"IEICE Trans. on Information and Systems"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB9","doi-asserted-by":"crossref","unstructured":"Hsiung P.-A., Timing coverification of concurrent embedded real-time systems, in: Proc. of the 7th IEEE\/ACM International Workshop on Hardware Software Codesign (CODES'99) (1999), pp. 110\u2013114.","DOI":"10.1109\/HSC.1999.777403"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB10","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1145\/329458.329465","article-title":"CMAPS: A cosynthesis methodology for application-oriented parallel systems","volume":"5","author":"Hsiung","year":"2000","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB11","doi-asserted-by":"crossref","first-page":"1435","DOI":"10.1016\/S1383-7621(00)00034-5","article-title":"Embedded software verification in hardware-software codesign","volume":"46","author":"Hsiung","year":"2000","journal-title":"Journal of Systems Architecture \u2013 the Euromicro Journal"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB12","doi-asserted-by":"crossref","unstructured":"Hsiung P.-A., Hardware-software timing coverification of concurrent embedded real-time systems, IEE Proceedings \u2013 Computers and Digital Techniques 147 (2000), pp. 81\u201390.","DOI":"10.1049\/ip-cdt:20000452"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB13","unstructured":"Hsiung P.-A., Synthesis of parametric embedded real-time systems, in: Proc. of the International Computer Symposium (ICS'00), Workshop on Computer Architecture (ISBN 957-02-7308-9), 2000, pp. 144\u2013151."},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB14","doi-asserted-by":"crossref","unstructured":"Hsiung P.-A., Formal synthesis and code generation of embedded real-time software, in: Proc. ACM\/IEEE 9th International Symposium on Hardware\/Software Codesign (CODES'01),(Copenhagen, Denmark) (2001), pp. 208\u2013213.","DOI":"10.1145\/371636.371729"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB15","unstructured":"Hsiung P.-A., Formal synthesis and control of soft embedded real-time systems, in: Proc. 21st International Conference on Formal Techniques for Networked and Distributed Systems (FORTE'01), (Cheju Island, Korea) (2001), pp. 35\u201350."},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB16","doi-asserted-by":"crossref","unstructured":"Lin B., Software synthesis of process-based concurrent programs, in: Proc. of Design Automation Conference (DAC'98) (1998), pp. 502 \u2013 505.","DOI":"10.1145\/277044.277182"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB17","doi-asserted-by":"crossref","unstructured":"Maler O., A. Pnueli and J. Sifakis, On the synthesis of discrete controllers for timed systems, in: 12th Annual Symposium on Theoretical Aspects of Computer Science (STACS'95), Lecture Notes in Computer Science 900, 1995, pp. 229 \u2013 242.","DOI":"10.1007\/3-540-59042-0_76"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB18","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/357195.357196","article-title":"On the construction of submodule specifications and communication protocols","volume":"5","author":"Merlin","year":"1983","journal-title":"ACM Trans. on Programming Languages and Systems"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB19","doi-asserted-by":"crossref","DOI":"10.1109\/TCOM.1976.1093424","article-title":"Recoverability of communication protocols \u2013 implication of a theoretical study","author":"Merlin","year":"1976","journal-title":"IEEE Transactions on Communications"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB20","doi-asserted-by":"crossref","unstructured":"Sgroi M., L. Lavagno, Y. Watanabe and A. Sangiovanni-Vincentelli, Synthesis of embedded software using free-choice Petri nets, in: Proc. Design Automation Conference (DAC'99) (1999).","DOI":"10.1109\/DAC.1999.782140"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB21","doi-asserted-by":"crossref","unstructured":"Sgroi M., \u201cQuasi-Static Scheduling of Embedded Software Using Free-Choice Petri Nets,\u201d Master's thesis, Dept. of Electrical Engineering and Computer Science, Univ. of California at Berkeley (1999).","DOI":"10.1109\/DAC.1999.782140"},{"key":"10.1016\/S1571-0661(04)80474-2_NEWBIB22","unstructured":"Zhu X. and B. Lin, Compositional software synthesis of communicating processes, in: Proc. of International Conference on Computer Design (ICCD'99) (1999), pp. 646 \u2013 651."}],"container-title":["Electronic Notes in Theoretical Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1571066104804742?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1571066104804742?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,3]],"date-time":"2019-02-03T12:22:24Z","timestamp":1549196544000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1571066104804742"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,6]]},"references-count":22,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2002,6]]}},"alternative-id":["S1571066104804742"],"URL":"https:\/\/doi.org\/10.1016\/s1571-0661(04)80474-2","relation":{},"ISSN":["1571-0661"],"issn-type":[{"value":"1571-0661","type":"print"}],"subject":[],"published":{"date-parts":[[2002,6]]}}}