{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T05:29:56Z","timestamp":1734586196182,"version":"3.30.2"},"reference-count":32,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2013,7,29]],"date-time":"2013-07-29T00:00:00Z","timestamp":1375056000000},"content-version":"vor","delay-in-days":4076,"URL":"http:\/\/creativecommons.org\/licenses\/by-nc-nd\/3.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Electronic Notes in Theoretical Computer Science"],"published-print":{"date-parts":[[2002,6]]},"DOI":"10.1016\/s1571-0661(04)80476-6","type":"journal-article","created":{"date-parts":[[2004,9,28]],"date-time":"2004-09-28T19:29:25Z","timestamp":1096399765000},"page":"180-201","source":"Crossref","is-referenced-by-count":1,"title":["Modular Synthesis of Timed Circuits using Partial Orders on LPNs"],"prefix":"10.1016","volume":"65","author":[{"given":"Eric G.","family":"Mercer","sequence":"first","affiliation":[]},{"given":"Chris J.","family":"Myers","sequence":"additional","affiliation":[]},{"given":"Tomohiro","family":"Yoneda","sequence":"additional","affiliation":[]},{"given":"Hao","family":"Zheng","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB1","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1016\/0304-3975(94)90010-8","article-title":"A theory of timed automata","volume":"126","author":"Alur","year":"1994","journal-title":"Theoretical Computer Science"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB2","unstructured":"Belluomini W., \u201cAlgorithms for synthesis and verification of timed circuits and systems,\u201d Ph.D. thesis, University of Utah, Utah, 1999."},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB3","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1109\/43.905681","article-title":"Timed circuit verification using TEL structures","volume":"20","author":"Belluomini","year":"2001","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB4","doi-asserted-by":"crossref","first-page":"485","DOI":"10.1007\/BFb0055643","article-title":"Partial order reductions for timed systems","author":"Bengtsson","year":"1998","journal-title":"Proc. International Conf. on Concurrency Theory"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB5","doi-asserted-by":"crossref","DOI":"10.1109\/32.75415","article-title":"Modeling and Verification of Time Dependent Systems Using Time Petri Nets","volume":"17","author":"Berthomieu","year":"1991","journal-title":"IEEE Transactions on Software Engineering"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB6","doi-asserted-by":"crossref","unstructured":"Bozga M., O. Maler, A. Pnueli, and S. Yovine, Some Progress in the Symbolic Verification of Timed Automata, International Conf. on Computer Aided Verification (1997).","DOI":"10.1007\/3-540-63166-6_19"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB7","article-title":"The tool KRONOS","volume":"1066","author":"Daws","year":"1995","journal-title":"Lecture Notes in Computer Science"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB8","doi-asserted-by":"crossref","unstructured":"Dill, D. L., Timing assumptions and verification of finite-state concurrent systems, Proc. of the Workshop on Automatic Verification Methods for Finite-State Systems (1989).","DOI":"10.1007\/3-540-52148-8_17"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB9","doi-asserted-by":"crossref","unstructured":"Godefroid P., Using partial orders to improve automatic verification methods, Proc. of Computer Aided Verification Workshop (1990).","DOI":"10.1090\/dimacs\/003\/21"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB10","first-page":"38","article-title":"Implementing a STARI chip","author":"Greenstreet","year":"1995","journal-title":"Proc. International Conf. Computer Design"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB11","doi-asserted-by":"crossref","unstructured":"Henzinger T., X. Nicollin, J. Sifakis, S. Yovine, Symbolic model-checking for real-time systems, Proc. of the 7th Symposium Logics in Computers Science (1992).","DOI":"10.1109\/LICS.1992.185551"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB12","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/40.683106","article-title":"Designing for a gigahertz","volume":"3","author":"Hofstee","year":"1998","journal-title":"IEEE MICRO"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB13","doi-asserted-by":"crossref","unstructured":"Hulgaard H., and S. M. Burns, Efficient timing analysis of a class of Petri nets, Proc. International Conf. on Computer Aided Verification (1995).","DOI":"10.1007\/3-540-60045-0_67"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB14","doi-asserted-by":"crossref","unstructured":"Jacobson H., P. Kudva, P. Bose, P. Cook, S. Schuster, and E.G. Mercer, Synchronous Interloced Piplined CMOS, Proc. of International Symposium on Advanced Research in Asynchronous Circuits and Systems (2002).","DOI":"10.1109\/ASYNC.2002.1000291"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB15","doi-asserted-by":"crossref","unstructured":"Katz S., and D. Peled, Defining conditional independence using collapses, Semantics for concurrency BCS-FACS Workshop (1990).","DOI":"10.1007\/978-1-4471-3860-0_16"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB16","doi-asserted-by":"crossref","unstructured":"Maler O., and A. Pnueli, Timing Analysis of Asynchronous Circuits using Timed Automata, Proceedings of CHARME'95 (1995).","DOI":"10.1007\/3-540-60385-9_12"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB17","unstructured":"McMillan, K. L., \u201cSymbolic model checking : An approach to the state explosion problem,\u201d Ph.D. thesis, Carnegie Mellon University, Pittsburgh, 1992."},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB18","first-page":"127","article-title":"Improved POSET timing analysis in timed Petri nets","author":"Mercer","year":"2001","journal-title":"Proc. of Synthesis and System Integration of Mixed Technologies"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB19","doi-asserted-by":"crossref","unstructured":"Minea M., \u201cPartial order reduction for verification of timed systems,\u201d Ph.D. thesis, Carnegie Mellon University, Pittsburgh, 1999.","DOI":"10.1007\/3-540-48320-9_30"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB20","doi-asserted-by":"crossref","unstructured":"Molnar, C. E., I. W. Jones, Bill Coates, and Jon Lexau, = A FIFO Ring Oscillator Performance Experiment, Proc. of International Symposium on Advanced Research in Asynchronous Circuits and Systems (1997), 279--289.","DOI":"10.1109\/ASYNC.1997.587181"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB21","unstructured":"Myers, C. J., \u201cComputer-Aided Synthesis and Verification of Gate-Level Timed Circuits,\u201d Ph.D. thesis, Stanford University, California, 1995."},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB22","doi-asserted-by":"crossref","first-page":"769","DOI":"10.1109\/43.766727","article-title":"POSET timing and its application to the synthesis and verification of gate-level timed circuits","volume":"18","author":"Myers","year":"1999","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB23","doi-asserted-by":"crossref","unstructured":"Pe\u00f1a, Marco A., J. Cortadella, A. Kondratyev, and E. Pastor, Formal verification of safety properties in timed circuits, Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems (2000), 2--11.","DOI":"10.1109\/ASYNC.2000.836774"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB24","article-title":"Asynchronous interlocked pipelined CMOS circuits operating at 3.3-4.5 GHz","author":"Schuster","year":"2000","journal-title":"Proc. International Solid State Circuits Conf."},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB25","doi-asserted-by":"crossref","unstructured":"Semenov A., A. Yakovlev, E Pastor, M. Pe na, J. Cortadella, and L. Lavagno, Partial order based approach to synthesis of speed-independent circuits, Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems (1997), 254--265.","DOI":"10.1109\/ASYNC.1997.587179"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB26","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1109\/4.902762","article-title":"An asynchronous instruction length decoder","volume":"36","author":"Stevens","year":"2001","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB27","doi-asserted-by":"crossref","unstructured":"Sutherland I., and S Fairbanks, GasP: A minimal FIFO control, Proc. of International Symposium on Advanced Research in Asynchronous Circuits and Systems (2001), pages 46--53.","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB28","doi-asserted-by":"crossref","unstructured":"Valmari A., A stubborn attack on state explosion, Proc. of Workshop on Computer Aided Verification (1990).","DOI":"10.1090\/dimacs\/003\/04"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB29","series-title":"Formal Method in System Design","first-page":"187","article-title":"Efficient verification of parallel real--time systems","author":"Yoneda","year":"1997"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB30","doi-asserted-by":"crossref","unstructured":"Yoneda T., and H. Ryu, Timed trace theoretic verification using partial order reduction, Proc. of Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems (1999), 108--121.","DOI":"10.1109\/ASYNC.1999.761527"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB31","first-page":"151","article-title":"Modular synthesis of timed circuits using partial order reduction","author":"Yoneda","year":"2001","journal-title":"Proc. of Synthesis and System Integration of Mixed Technologies"},{"key":"10.1016\/S1571-0661(04)80476-6_NEWBIB32","doi-asserted-by":"crossref","unstructured":"Zheng H., E. Mercer, and C. Myers, Automatic abstraction for verification of timed circuits and systems, International Conf. on Computer Aided Verification (2001).","DOI":"10.1007\/3-540-44585-4_16"}],"container-title":["Electronic Notes in Theoretical Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1571066104804766?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1571066104804766?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,18]],"date-time":"2024-12-18T19:37:36Z","timestamp":1734550656000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1571066104804766"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,6]]},"references-count":32,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2002,6]]}},"alternative-id":["S1571066104804766"],"URL":"https:\/\/doi.org\/10.1016\/s1571-0661(04)80476-6","relation":{},"ISSN":["1571-0661"],"issn-type":[{"type":"print","value":"1571-0661"}],"subject":[],"published":{"date-parts":[[2002,6]]}}}