{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,7]],"date-time":"2024-05-07T19:51:21Z","timestamp":1715111481391},"reference-count":42,"publisher":"Elsevier","isbn-type":[{"value":"9780128041895","type":"print"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1016\/b978-0-12-804189-5.00003-x","type":"book-chapter","created":{"date-parts":[[2017,6,29]],"date-time":"2017-06-29T16:15:21Z","timestamp":1498752921000},"page":"57-98","source":"Crossref","is-referenced-by-count":0,"title":["Controlling the design and development cycle"],"prefix":"10.1016","author":[{"given":"Jo\u00e3o M.P.","family":"Cardoso","sequence":"first","affiliation":[]},{"given":"Jos\u00e9 Gabriel F.","family":"Coutinho","sequence":"additional","affiliation":[]},{"given":"Pedro C.","family":"Diniz","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0010","unstructured":"Mathworks Inc., MATLAB\u2014the language of technical computing. http:\/\/www.mathworks.com\/products\/matlab [Accessed May 2016]."},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0015","unstructured":"Simulink\u2014simulation and model-based design\u2014MathWorks, \u00a9 1994\u20132016 The MathWorks, Inc., www.mathworks.com\/products\/simulink\/ [Accessed May 2016]."},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0020","article-title":"HLS-based fast design space exploration of ad hoc hardware accelerators: a key tool for MPSoC synthesis on FPGA","author":"Corre","year":"2012"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0025","series-title":"The C programming language","author":"Kernighan","year":"1988"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0030","unstructured":"The Octave Home Page. http:\/\/www.gnu.org\/software\/octave\/ [Accessed May 2016]."},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0035","unstructured":"Scilab: Home, \u00a9 Scilab Enterprises S.A.S 2015. http:\/\/www.scilab.org\/ [Accessed January 2016]."},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0040","unstructured":"UTDSP Benchmark Suite. http:\/\/www.eecg.toronto.edu\/~corinna\/DSP\/infrastructure\/UTDSP.html [Accessed March 2016]."},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0045","series-title":"Domain specific languages","author":"Fowler","year":"2010"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0050","unstructured":"Welcome To UML Web Site! Copyright \u00a9 1997\u20132016 Object Management Group\u00ae, Inc. http:\/\/www.uml.org\/ [Accessed May 2016]."},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0055","unstructured":"Ptolemy Project Home Page, Copyright \u00a9 1999\u20132016 UC Regents, ptolemy.eecs.berkeley.edu\/ [Accessed May 2016]."},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0060","unstructured":"What Is Hardware-in-the-Loop Simulation? \u00a9 1994\u20132016 The MathWorks, Inc. http:\/\/www.mathworks.com\/help\/physmod\/simscape\/ug\/what-is-hardware-in-the-loop-simulation.html [Accessed May 2016]."},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0065","first-page":"220","article-title":"Aspect-oriented programming","author":"Kiczales","year":"1997"},{"issue":"10","key":"10.1016\/B978-0-12-804189-5.00003-X_bb0070","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1145\/383845.383853","article-title":"Aspect-oriented programming: introduction","volume":"44","author":"Elrad","year":"2001","journal-title":"Commun ACM"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0075","unstructured":"Corner detection. https:\/\/en.wikipedia.org\/wiki\/Corner_detection [Accessed May 2016]."},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0080","series-title":"High-level synthesis blue book","author":"Fingeroff","year":"2010"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0085","unstructured":"Vivado high level synthesis. http:\/\/www.xilinx.com\/products\/designtools\/vivado\/integration\/esl-design.html [Accessed January 2016]."},{"issue":"1","key":"10.1016\/B978-0-12-804189-5.00003-X_bb0090","doi-asserted-by":"crossref","first-page":"136","DOI":"10.1145\/1044111.1044119","article-title":"Algorithmic aspects of hardware\/software partitioning","volume":"10","author":"Arat\u00f3","year":"2005","journal-title":"ACM Trans Des Autom Electron Syst (TODAES)"},{"issue":"02","key":"10.1016\/B978-0-12-804189-5.00003-X_bb0095","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1142\/S0129626411000151","article-title":"Ompss: a proposal for programming heterogeneous multi-core architectures","volume":"21","author":"Duran","year":"2011","journal-title":"Parallel Process Lett"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0100","first-page":"115","article-title":"Elastic computing: a framework for transparent, portable, and adaptive multi-core heterogeneous computing","author":"Wernsing","year":"2010"},{"issue":"8","key":"10.1016\/B978-0-12-804189-5.00003-X_bb0105","doi-asserted-by":"crossref","first-page":"1073","DOI":"10.1016\/j.micpro.2013.06.001","article-title":"Controlling a complete hardware synthesis toolchain with LARA aspects","volume":"37","author":"Cardoso","year":"2013","journal-title":"Microprocess Microsyst"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0110","series-title":"Software: practice and experience (SPE)","article-title":"Performance driven instrumentation and mapping strategies using the lara aspect oriented programming approach","author":"Cardoso","year":"2014"},{"issue":"3","key":"10.1016\/B978-0-12-804189-5.00003-X_bb0115","doi-asserted-by":"crossref","DOI":"10.1145\/2685028","article-title":"A taxonomy of domain-specific aspect languages","volume":"47","author":"Fabry","year":"2015","journal-title":"ACM Comput Surv"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0120","series-title":"Compilation and synthesis for embedded reconfigurable systems: an aspect-oriented approach","year":"2013"},{"issue":"5","key":"10.1016\/B978-0-12-804189-5.00003-X_bb0125","doi-asserted-by":"crossref","first-page":"88","DOI":"10.1109\/MM.2010.91","article-title":"HArtes: hardware-software codesign for heterogeneous multicore platforms","volume":"30","author":"Bertels","year":"2010","journal-title":"IEEE Micro"},{"issue":"3","key":"10.1016\/B978-0-12-804189-5.00003-X_bb0130","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1145\/785411.785412","article-title":"On the hardware-software partitioning problem: system modeling and partitioning techniques","volume":"8","author":"L\u00f3pez-Vallejo","year":"2003","journal-title":"ACM Trans Des Autom Electron Syst"},{"issue":"4","key":"10.1016\/B978-0-12-804189-5.00003-X_bb0135","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/54.245964","article-title":"Hardware-software cosynthesis for microcontrollers","volume":"10","author":"Ernst","year":"1993","journal-title":"IEEE Des Test"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0140","first-page":"250","article-title":"Dynamic hardware\/software partitioning: a first approach","author":"Stitt","year":"2003"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0145","first-page":"65","article-title":"Using shared library interposing for transparent acceleration in systems with heterogeneous hardware accelerators","author":"Beisel","year":"2010"},{"issue":"C","key":"10.1016\/B978-0-12-804189-5.00003-X_bb0150","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1016\/j.compeleceng.2016.04.021","article-title":"Potential and methods for embedding dynamic offloading decisions into application code","volume":"55","author":"Vaz","year":"2016","journal-title":"Comput Electr Eng"},{"issue":"4","key":"10.1016\/B978-0-12-804189-5.00003-X_bb0155","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1145\/2677036","article-title":"Automatic and portable mapping of data parallel programs to OpenCL for GPU-based heterogeneous systems","volume":"11","author":"Wang","year":"2014","journal-title":"ACM Trans Archit Code Optim"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0160","doi-asserted-by":"crossref","DOI":"10.1109\/HiPC.2014.7116910","article-title":"Smart multi-task scheduling for OpenCL programs on CPU\/GPU heterogeneous platforms","author":"Wen","year":"2014"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0165","first-page":"93","article-title":"Exploring hybrid memory for GPU energy efficiency through software-hardware co-design","author":"Wang","year":"2013"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb9000","first-page":"3","article-title":"Building embedded systems with embedded DSLs","author":"Hickey","year":"2014"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb9005","first-page":"13","article-title":"Web-scale Bayesian click-through rate prediction for sponsored search advertising in Microsoft's Bing search engine","author":"Graepel","year":"2010"},{"issue":"2","key":"10.1016\/B978-0-12-804189-5.00003-X_bb9010","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1002\/cpe.1631","article-title":"StarPU: a unified platform for task scheduling on heterogeneous multicore architectures","volume":"23","author":"Augonnet","year":"2011","journal-title":"Concurr Comput Pract Exper"},{"issue":"2","key":"10.1016\/B978-0-12-804189-5.00003-X_bb9015","article-title":"Merge: a programming model for heterogeneous multi-core systems","volume":"42","author":"Linderman","year":"2008","journal-title":"ACM SIGOPS Oper Sys Rev"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb9020","first-page":"150","article-title":"Cross resource optimisation of database functionality across heterogeneous processors","author":"O'Neill","year":"2014"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb0170","first-page":"179","article-title":"LARA: an aspect-oriented programming language for embedded systems","author":"Cardoso","year":"2012"},{"key":"10.1016\/B978-0-12-804189-5.00003-X_bb9025","first-page":"220","article-title":"Aspect-Oriented Programming","author":"Kiczales","year":"1997"},{"issue":"3","key":"10.1016\/B978-0-12-804189-5.00003-X_bb9030","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/54.232470","article-title":"Hardware-software cosynthesis for digital systems","volume":"10","author":"Gupta","year":"1993","journal-title":"IEEE Des Test Comput"},{"issue":"3","key":"10.1016\/B978-0-12-804189-5.00003-X_bb9035","doi-asserted-by":"crossref","first-page":"1625","DOI":"10.1109\/TII.2012.2235844","article-title":"Transparent trace-based binary acceleration for reconfigurable HW\/SW systems","volume":"9","author":"Bispo","year":"2013","journal-title":"IEEE Trans Ind Inform"},{"issue":"3","key":"10.1016\/B978-0-12-804189-5.00003-X_bb9040","doi-asserted-by":"crossref","first-page":"22:1","DOI":"10.1145\/1509288.1509294","article-title":"Design and implementation of a microblaze-based warp processor","volume":"8","author":"Lysecky","year":"2009","journal-title":"ACM Trans Embed Comput Syst"}],"container-title":["Embedded Computing for High Performance"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:B978012804189500003X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:B978012804189500003X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2018,8,31]],"date-time":"2018-08-31T03:00:28Z","timestamp":1535684428000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/B978012804189500003X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9780128041895"],"references-count":42,"URL":"https:\/\/doi.org\/10.1016\/b978-0-12-804189-5.00003-x","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}