{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T04:03:34Z","timestamp":1750478614394,"version":"3.41.0"},"reference-count":27,"publisher":"Elsevier","isbn-type":[{"type":"print","value":"9780128041895"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1016\/b978-0-12-804189-5.00007-7","type":"book-chapter","created":{"date-parts":[[2017,6,29]],"date-time":"2017-06-29T20:15:37Z","timestamp":1498767337000},"page":"227-254","source":"Crossref","is-referenced-by-count":0,"title":["Targeting heterogeneous computing platforms"],"prefix":"10.1016","author":[{"given":"Jo\u00e3o M.P.","family":"Cardoso","sequence":"first","affiliation":[]},{"given":"Jos\u00e9 Gabriel F.","family":"Coutinho","sequence":"additional","affiliation":[]},{"given":"Pedro C.","family":"Diniz","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"4","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0010","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1145\/1498765.1498785","article-title":"Roofline: an insightful visual performance model for multicore architectures","volume":"52","author":"Williams","year":"2009","journal-title":"Commun ACM"},{"key":"10.1016\/B978-0-12-804189-5.00007-7_bb0015","series-title":"Performance tuning of scientific applications","first-page":"195","article-title":"The roofline model","author":"Williams","year":"2010"},{"key":"10.1016\/B978-0-12-804189-5.00007-7_bb0020","doi-asserted-by":"crossref","unstructured":"Howes L, editor. The OpenCL specification. Version: 2.1, document revision: 23, Khronos OpenCL Working Group. Last revision date: November 11, 2015. https:\/\/www.khronos.org\/registry\/cl\/specs\/opencl-2.1.pdf.","DOI":"10.1145\/2791321.2791337"},{"year":"2015","series-title":"Heterogeneous computing with OpenCL 2.0","author":"Kaeli","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0025"},{"year":"2007","series-title":"Reconfigurable computing: the theory and practice of FPGA-based computation","author":"Hauck","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0030"},{"year":"2008","series-title":"Compilation techniques for reconfigurable architectures","author":"Cardoso","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0035"},{"issue":"4","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0040","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1749603.1749604","article-title":"Compiling for reconfigurable computing: a survey","volume":"42","author":"Cardoso","year":"2010","journal-title":"ACM Comput Surv"},{"key":"10.1016\/B978-0-12-804189-5.00007-7_bb0045","first-page":"23","article-title":"High-level synthesis","author":"Cardoso","year":"2016"},{"issue":"1","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0050","doi-asserted-by":"crossref","DOI":"10.1145\/1369396.1369402","article-title":"Efficient hardware code generation for FPGAs","volume":"5","author":"Guo","year":"2008","journal-title":"ACM Trans Archit Code Optim"},{"issue":"4","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0055","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","article-title":"High-level synthesis for FPGAs: from prototyping to deployment","volume":"30","author":"Cong","year":"2011","journal-title":"IEEE Trans CAD Integr Circuits Syst"},{"year":"1994","series-title":"Synthesis and optimization of digital circuits","author":"De Micheli","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0060"},{"year":"2016","series-title":"Vivado design suite user guide. High-level synthesis","author":"Xilinc Inc","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0065"},{"year":"1992","series-title":"High-level synthesis: introduction to chip and system design","author":"Gajski","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0070"},{"issue":"2","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0075","doi-asserted-by":"crossref","DOI":"10.1145\/2514740","article-title":"LegUp: an open-source high-level synthesis tool for FPGA-based processor\/accelerator systems","volume":"13","author":"Canis","year":"2013","journal-title":"ACM Trans Embed Comput Syst"},{"key":"10.1016\/B978-0-12-804189-5.00007-7_bb0080","unstructured":"Xilinc Inc. http:\/\/www.xilinx.com [Accessed October 2016]."},{"year":"2010","series-title":"High-level synthesis blue book","author":"Fingeroff","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0085"},{"key":"10.1016\/B978-0-12-804189-5.00007-7_bb0090","unstructured":"Impulse Accelerated Technologies, Inc. http:\/\/www.impulseaccelerated.com\/ [Accessed in November 2016]."},{"year":"2005","series-title":"Practical FPGA programming in C","author":"Pellerin","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0095"},{"year":"2016","series-title":"SDAccel environment user guide","author":"Xilinx Inc","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0100"},{"key":"10.1016\/B978-0-12-804189-5.00007-7_bb0105","unstructured":"Intel Corp. Intel FPGA SDK for OpenCL getting started guide. UG-OCL001, 2016.10.31, Last updated for Quartus Prime Design Suite: 16.1."},{"key":"10.1016\/B978-0-12-804189-5.00007-7_bb0110","unstructured":"Intel Corp., FPGA devices. http:\/\/www.intel.com\/content\/www\/us\/en\/fpga\/devices.html."},{"issue":"4","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0115","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1145\/2082156.2082172","article-title":"Surviving the end of frequency scaling with reconfigurable dataflow computing","volume":"39","author":"Pell","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"issue":"4","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0120","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/MCSE.2012.78","article-title":"Maximum performance computing with dataflow engines","volume":"14","author":"Pell","year":"2012","journal-title":"Comput Sci Eng"},{"key":"10.1016\/B978-0-12-804189-5.00007-7_bb0125","first-page":"1224","article-title":"Design methodology for a tightly coupled VLIW\/reconfigurable matrix architecture: a case study","author":"Mei","year":"2004"},{"key":"10.1016\/B978-0-12-804189-5.00007-7_bb0130","first-page":"564","article-title":"Coarse grain reconfigurable architecture (embedded tutorial)","author":"Hartenstein","year":"2001"},{"issue":"10","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0135","doi-asserted-by":"crossref","first-page":"1591","DOI":"10.1109\/TCAD.2015.2513673","article-title":"A survey and evaluation of FPGA high-level synthesis tools","volume":"35","author":"Nane","year":"2016","journal-title":"IEEE Trans CAD Integr Circuits Syst"},{"issue":"3","key":"10.1016\/B978-0-12-804189-5.00007-7_bb0140","doi-asserted-by":"crossref","DOI":"10.1145\/2629547","article-title":"The effect of compiler optimizations on high-level synthesis-generated hardware","volume":"8","author":"Huang","year":"2015","journal-title":"ACM Trans Reconfig Technol Syst"}],"container-title":["Embedded Computing for High Performance"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:B9780128041895000077?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:B9780128041895000077?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,20]],"date-time":"2025-06-20T13:02:49Z","timestamp":1750424569000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/B9780128041895000077"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9780128041895"],"references-count":27,"URL":"https:\/\/doi.org\/10.1016\/b978-0-12-804189-5.00007-7","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}