{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T22:02:25Z","timestamp":1649196145749},"reference-count":42,"publisher":"Elsevier BV","issue":"4-6","license":[{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2003,9]]},"DOI":"10.1016\/s1383-7621(03)00067-5","type":"journal-article","created":{"date-parts":[[2003,7,16]],"date-time":"2003-07-16T12:18:16Z","timestamp":1058357896000},"page":"211-226","source":"Crossref","is-referenced-by-count":10,"title":["The design and implementation of a reconfigurable processor for problems of combinatorial computation"],"prefix":"10.1016","volume":"49","author":[{"given":"Iouliia","family":"Skliarova","sequence":"first","affiliation":[]},{"given":"Ant\u00f3nio B.","family":"Ferrari","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"1\u20132","key":"10.1016\/S1383-7621(03)00067-5_BIB1","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1023\/A:1006310219368","article-title":"A SAT solver using reconfigurable hardware and virtual logic","volume":"24","author":"Abramovici","year":"2000","journal-title":"Journal of Automated Reasoning"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB2","doi-asserted-by":"crossref","unstructured":"D. Abramson, A. Postula, M. Randall, FPGA based custom computing machines for irregular problems, in: Proc. of the Fourth Int. Symposium on High-Performance Computer Architecture\u2013\u2013HPCA98, Las Vegas, NV, 1\u20134 February 1998","DOI":"10.1109\/HPCA.1998.650571"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB3","unstructured":"Alpha Data (Online). Available from <http:\/\/www.alpha-data.com>"},{"issue":"3","key":"10.1016\/S1383-7621(03)00067-5_BIB4","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/2.204677","article-title":"Processor reconfiguration through instruction-set metamorphosis","volume":"26","author":"Athanas","year":"1993","journal-title":"IEEE Computer"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB5","series-title":"Logic Synthesis for Control Automata","author":"Baranov","year":"1994"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB6","series-title":"Splash 2\u2013\u2013FPGAs in a Custom Computing Machine","author":"Bell","year":"1996"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB7","series-title":"Introduction to Algorithms","author":"Cormen","year":"1997"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB8","doi-asserted-by":"crossref","unstructured":"A. Dandalis, A. Mei, V.K. Prasanna, Domain specific mapping for solving graph problems on reconfigurable devices, in: Reconfigurable Architectures Workshop\u2013\u2013RAW \u201999, April 1999","DOI":"10.1007\/BFb0097950"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB9","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1016\/S0141-9331(98)00073-8","article-title":"Virtual signal processors","volume":"22","author":"Dick","year":"1998","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB10","series-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","author":"Garey","year":"1979"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB11","series-title":"Proc. 5th International Workshop on Field Programmable Logic and Applications","first-page":"352","article-title":"A hardware genetic algorithm for the traveling salesman problem on Splash 2","author":"Graham","year":"1995"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB12","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1090\/dimacs\/035\/02","article-title":"Algorithms for the satisfiability (SAT) problem: a survey","volume":"35","author":"Gu","year":"1997","journal-title":"DIMACS Series in Discrete Mathematics and Theoretical Computer Science"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB13","series-title":"Proc. IEEE Symposium on FPGAs for Custom Computing Machines (FCCM)","first-page":"288","article-title":"RENCO: a reconfigurable network computer","author":"Haenni","year":"1998"},{"issue":"4","key":"10.1016\/S1383-7621(03)00067-5_BIB14","doi-asserted-by":"crossref","first-page":"615","DOI":"10.1109\/5.663540","article-title":"The Roles of FPGAs in Reprogrammable Systems","volume":"86","author":"Hauck","year":"1998","journal-title":"Proceedings of the IEEE"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB15","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/2.839321","article-title":"Video image processing with the Sonic architecture","author":"Haynes","year":"2000","journal-title":"IEEE Computer"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB16","doi-asserted-by":"crossref","unstructured":"C. Iseli, E. Sanchez, Spyder: a reconfigurable VLIW processor using FPGAs, in: Proc. of the IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp. 17\u201324","DOI":"10.1109\/FPGA.1993.279483"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB17","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1016\/S0141-9331(99)00075-7","article-title":"PARNEU: general-purpose partial tree computer","volume":"24","author":"Kolinummi","year":"2000","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB18","series-title":"Combinatorial Algorithms: Generation, Enumeration, and Search","author":"Kreher","year":"1999"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB19","series-title":"How to Solve It: Modern Heuristics","author":"Michalewicz","year":"2000"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB20","series-title":"Synthesis and Optimization of Digital Circuits","author":"Micheli","year":"1994"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB21","doi-asserted-by":"crossref","unstructured":"M.W. Moskewicz, C.F. Madigan, Y. Zhao, L. Zhang, S. Malik, Chaff: engineering an efficient SAT solver, in: Proc. of the 38th Design Automation Conference, June 2001, pp. 530\u2013535","DOI":"10.1145\/378239.379017"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB22","first-page":"52","article-title":"Learning hardware using multiple-valued logic\u2013\u2013part 2: cube calculus and architecture","volume":"vol. 22, no. 3","author":"Perkowski","year":"2002"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB23","series-title":"Proc. 8th Int. Workshop on Field Programmable Logic and Applications FPL\u201998","first-page":"69","article-title":"Acceleration of satisfiability algorithms by reconfigurable hardware","author":"Platzner","year":"1998"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB24","unstructured":"C. Plessl, M. Platzner, Instance-specific accelerators for minimum covering, in: Proc. 1st Int. Conf. on Engineering of Reconfigurable Systems and Algorithms, Las Vegas, USA, June 2001, pp. 85\u201391"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB25","unstructured":"RC Bibliography (Online). Available from <http:\/\/www.ife.ee.ethz.ch\/~enzler\/rc\/bib.html>"},{"issue":"6","key":"10.1016\/S1383-7621(03)00067-5_BIB26","doi-asserted-by":"crossref","first-page":"556","DOI":"10.1109\/12.773792","article-title":"Static and dynamic configurable systems","volume":"48","author":"Sanchez","year":"1999","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB27","doi-asserted-by":"crossref","unstructured":"M. Shand, J. Vuillemin, Fast implementation of RSA cryptography, in: Proc. 11th IEEE Symp. Computer Arithmetic, Canada, 1993, pp. 252\u2013259","DOI":"10.1109\/ARITH.1993.378085"},{"issue":"5","key":"10.1016\/S1383-7621(03)00067-5_BIB28","doi-asserted-by":"crossref","first-page":"506","DOI":"10.1109\/12.769433","article-title":"GRASP: a search algorithm for propositional satisfiability","volume":"48","author":"Silva","year":"1999","journal-title":"IEEE Transations on Computers"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB29","doi-asserted-by":"crossref","unstructured":"I. Skliarova, A.B. Ferrari, Exploiting FPGA-based architectures and design tools for problems of reconfigurable computations, in: Proc. XIII Symposium on Integrated Circuits and System Design SBCCI\u20192000, Brazil, September 2000, pp. 347\u2013352","DOI":"10.1109\/SBCCI.2000.876053"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB30","unstructured":"I. Skliarova, A.B. Ferrari, Development tools for problems of combinatorial optimization, in: Proc. 4th Portuguese Conference on Automatic Control\u2013\u2013CONTROLO\u20192000, Portugal, October 2000, pp. 552\u2013557"},{"issue":"3","key":"10.1016\/S1383-7621(03)00067-5_BIB31","first-page":"202","article-title":"Modelos matem\u00e1ticos e problemas de optimiza\u00e7\u00e3o combinat\u00f3ria","volume":"3","author":"Skliarova","year":"2001","journal-title":"Electr\u00f3nica e Telecomunica\u00e7\u00f5es"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB32","unstructured":"I. Skliarova, A.B. Ferrari, Synthesis of reprogrammable control unit for combinatorial processor, in: Proc. of the 4th Int. Workshop on IEEE Design and Diagnostics of Electronic Circuits and Systems\u2013\u2013DDECS 2001, Gyor, Hungary, April 2001, pp. 179\u2013186"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB33","doi-asserted-by":"crossref","unstructured":"I. Skliarova, A.B. Ferrari, A SAT solver using software and reconfigurable hardware, in: Proc. of the Design, Automation and Test in Europe Conference DATE\u20192002, Paris, France, March 2002, p. 1094","DOI":"10.1109\/DATE.2002.998450"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB34","unstructured":"I. Skliarova, A.B. Ferrari, A hardware\/software approach to accelerate Boolean satisfiability, in: Proc. of IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems IEEE DDECS\u20192002, Brno, Czech Republic, April 2002, pp. 270\u2013277"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB35","doi-asserted-by":"crossref","unstructured":"V. Sklyarov, Synthesis and implementation of RAM-based finite state machines in FPGAs, in: Proc. of FPL\u20192000, Villach, Austria, August 2000, pp. 718\u2013728","DOI":"10.1007\/3-540-44614-1_76"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB36","unstructured":"J. de Sousa, J.P. Marques-Silva, M. Abramovici, A configware\/software approach to SAT solving, in: Proc. of 9th IEEE Int. Symp. on Field-Programmable Custom Computing Machines, 2001"},{"issue":"1","key":"10.1016\/S1383-7621(03)00067-5_BIB37","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/92.486081","article-title":"Programmable active memories: reconfigurable systems come of age","volume":"4","author":"Vuillemin","year":"1996","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB38","unstructured":"XESS Corp. (Online). Available from <http:\/\/www.xess.com\/>"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB39","unstructured":"Xilinx, The Programmable Logic Data Book, Xilinx, San Jose, 2000"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB40","series-title":"Logical Synthesis of Cascade Networks","author":"Zakrevski","year":"1981"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB41","unstructured":"P. Zhong, M. Martonosi, P. Ashar, S. Malik, Accelerating Boolean satisfiability with configurable hardware, in: Proc. IEEE Symposium on FPGAs for Custom Computing Machines\u2013\u2013FCCM, April 1998, pp. 186\u2013195"},{"key":"10.1016\/S1383-7621(03)00067-5_BIB42","unstructured":"P. Zhong, Using Configurable Computing to Accelerate Boolean Satisfiability, Ph.D. dissertation, Department of Electrical Engineering, Princeton University, June 1999"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000675?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000675?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,17]],"date-time":"2019-03-17T08:50:47Z","timestamp":1552812647000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762103000675"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9]]},"references-count":42,"journal-issue":{"issue":"4-6","published-print":{"date-parts":[[2003,9]]}},"alternative-id":["S1383762103000675"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(03)00067-5","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2003,9]]}}}