{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:48:02Z","timestamp":1781884082917,"version":"3.54.5"},"reference-count":76,"publisher":"American Chemical Society (ACS)","issue":"12","license":[{"start":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T00:00:00Z","timestamp":1771891200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["ACS Nano"],"published-print":{"date-parts":[[2026,3,31]]},"DOI":"10.1021\/acsnano.5c19217","type":"journal-article","created":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T12:16:24Z","timestamp":1771935384000},"page":"9817-9827","source":"Crossref","is-referenced-by-count":3,"title":["Bismuth Confinement: A Strategy for Low Resistance and Good Thermal Endurance of Integrated Contacts to MoS\n                    <sub>2<\/sub>"],"prefix":"10.1021","volume":"20","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-8252-8835","authenticated-orcid":true,"given":"Wen-Chia","family":"Wu","sequence":"first","affiliation":[{"name":"Institute of Electronics","place":["Hsinchu, Taiwan"]},{"name":"National Yang Ming Chiao Tung University","place":["Hsinchu, Taiwan"]},{"name":"Corporate Research, Taiwan Semiconductor Manufacturing Company","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Terry Y. T.","family":"Hung","sequence":"additional","affiliation":[{"name":"Corporate Research, Taiwan Semiconductor Manufacturing Company","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fu-Kuo","family":"Hsueh","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Research Institute","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bo-Heng","family":"Liu","sequence":"additional","affiliation":[{"name":"National Center for Instrumentation Research","place":["Hsinchu, Taiwan"]},{"name":"National Institutes of Applied Research","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-9309-9188","authenticated-orcid":true,"given":"Wei-Sheng","family":"Yun","sequence":"additional","affiliation":[{"name":"Corporate Research, Taiwan Semiconductor Manufacturing Company","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yun-Yan","family":"Chung","sequence":"additional","affiliation":[{"name":"Corporate Research, Taiwan Semiconductor Manufacturing Company","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-9995-6447","authenticated-orcid":true,"given":"Yu-Ching","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Electronics","place":["Hsinchu, Taiwan"]},{"name":"National Yang Ming Chiao Tung University","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ze-Rui","family":"Lin","sequence":"additional","affiliation":[{"name":"Institute of Electronics","place":["Hsinchu, Taiwan"]},{"name":"National Yang Ming Chiao Tung University","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Meng-Zhan","family":"Li","sequence":"additional","affiliation":[{"name":"Corporate Research, Taiwan Semiconductor Manufacturing Company","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zih-Siang","family":"Jian","sequence":"additional","affiliation":[{"name":"Department of Electrophysics","place":["Hsinchu, Taiwan"]},{"name":"National Yang Ming Chiao Tung University","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Szu-Huan","family":"Hsu","sequence":"additional","affiliation":[{"name":"Parallel and Scientific Computing Laboratory","place":["Hsinchu, Taiwan"]},{"name":"National Yang Ming Chiao Tung University","place":["Hsinchu, Taiwan"]},{"name":"Institute of Communications Engineering","place":["Hsinchu, Taiwan"]},{"name":"National Yang Ming Chiao Tung University","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jian-Chen","family":"Tsai","sequence":"additional","affiliation":[{"name":"Department of Electrophysics","place":["Hsinchu, Taiwan"]},{"name":"National Yang Ming Chiao Tung University","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jyun-Hong","family":"Chen","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Research Institute","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chien-Wei","family":"Chen","sequence":"additional","affiliation":[{"name":"National Center for Instrumentation Research","place":["Hsinchu, Taiwan"]},{"name":"National Institutes of Applied Research","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yiming","family":"Li","sequence":"additional","affiliation":[{"name":"Parallel and Scientific Computing Laboratory","place":["Hsinchu, Taiwan"]},{"name":"National Yang Ming Chiao Tung University","place":["Hsinchu, Taiwan"]},{"name":"Institute of Communications Engineering","place":["Hsinchu, Taiwan"]},{"name":"National Yang Ming Chiao Tung University","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4880-6006","authenticated-orcid":true,"given":"Wen-Hao","family":"Chang","sequence":"additional","affiliation":[{"name":"Department of Electrophysics","place":["Hsinchu, Taiwan"]},{"name":"National Yang Ming Chiao Tung University","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei-Yen","family":"Woon","sequence":"additional","affiliation":[{"name":"Corporate Research, Taiwan Semiconductor Manufacturing Company","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chi-Chung","family":"Kei","sequence":"additional","affiliation":[{"name":"National Center for Instrumentation Research","place":["Hsinchu, Taiwan"]},{"name":"National Institutes of Applied Research","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tuo-Hung","family":"Hou","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Research Institute","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chao-Ching","family":"Cheng","sequence":"additional","affiliation":[{"name":"Corporate Research, Taiwan Semiconductor Manufacturing Company","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Iuliana P.","family":"Radu","sequence":"additional","affiliation":[{"name":"Corporate Research, Taiwan Semiconductor Manufacturing Company","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chao-Hsin","family":"Chien","sequence":"additional","affiliation":[{"name":"Institute of Electronics","place":["Hsinchu, Taiwan"]},{"name":"National Yang Ming Chiao Tung University","place":["Hsinchu, Taiwan"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"316","published-online":{"date-parts":[[2026,2,24]]},"reference":[{"key":"ref1\/cit1","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.2c05902"},{"key":"ref2\/cit2","doi-asserted-by":"publisher","DOI":"10.1002\/sstr.202000103"},{"key":"ref3\/cit3","doi-asserted-by":"crossref","unstructured":"Shi, Y.; Groven, B.; Smets, Q.; Sutar, S.; Banerjee, S.; Medina, H.; Wu, X.; Huyghebaert, C.; Brems, S.; Lin, D.; Morin, P.; Caymax, M.; Asselberghs, I.; Radu, I. Superior Electrostatic Control in Uniform Monolayer MoS2scaled Transistors via In-Situ Surface Smoothening. In\n                      2021 IEEE International Electron Devices Meeting\n                      , San Francisco, CA, USA, 2021; pp 3711\u20133714.","DOI":"10.1109\/IEDM19574.2021.9720676"},{"key":"ref4\/cit4","doi-asserted-by":"publisher","DOI":"10.1021\/nl2018178"},{"key":"ref5\/cit5","doi-asserted-by":"publisher","DOI":"10.1007\/s40820-024-01461-x"},{"key":"ref6\/cit6","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.4c06007"},{"key":"ref7\/cit7","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.5c00995"},{"key":"ref8\/cit8","doi-asserted-by":"publisher","DOI":"10.1016\/j.isci.2022.105160"},{"key":"ref9\/cit9","doi-asserted-by":"crossref","unstructured":"Wu, W. C.; Hung, T. Y. T.; Sathaiya, D. M.; Chen, E.; Hsu, C. F.; Yun, W.; Hu, H. C.; Liu, B. H.; Lee, T. Y.; Kei, C. C.; Chang, W. H.; Cai, J.; Jeff, W.; Wu, C. C.; Wong, H. S. P.; Chien, C. H.; Cheng, C. C.; Radu, I. P. On the Extreme Scaling of Transistors with Monolayer MOS2 Channel. In\n                      2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)\n                      , 2024; pp 1\u20132. Honolulu, HI, USA.","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631401"},{"key":"ref10\/cit10","doi-asserted-by":"crossref","unstructured":"Wu, W.C.; Hung, T. Y. T.; Mahaveer Sathaiya, D.; Fan, D.; Arutchelvan, G.; Hsu, C.F.; Su, S.K.; Chou, A. S.; Chen, E.; Li, W.; Yu, Z.; Qiu, H.; Yang, Y.M.; Lin, K.I.; Shen, Y.Y.; Wen-Hao, C.; San Lin, L.; Vincent, H.; Cai, J.; Wu, C.C.; Wu, J.; Wong, H.S. P.; Wang, X.; Chien, C.H.; Cheng, C.C.; Radu, I. P. Scaled Contact Length with Low Contact Resistance in Monolayer 2D Channel Transistors. In\n                      2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)\n                      , 2023; pp 1\u20132. Kyoto, Japan.","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185408"},{"key":"ref11\/cit11","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-021-00672-z"},{"key":"ref12\/cit12","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0724-3"},{"key":"ref13\/cit13","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1573-9"},{"key":"ref14\/cit14","doi-asserted-by":"publisher","DOI":"10.1021\/nl302015v"},{"key":"ref15\/cit15","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03339-z"},{"key":"ref16\/cit16","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-021-00670-1"},{"key":"ref17\/cit17","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201902397"},{"key":"ref18\/cit18","doi-asserted-by":"publisher","DOI":"10.1038\/natrevmats2016.52"},{"key":"ref19\/cit19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3310942"},{"key":"ref20\/cit20","doi-asserted-by":"crossref","unstructured":"Su, S. K.; Chen, E.; Hung, T. Y. T.; Li, M. Z.; Pitner, G.; Cheng, C. C.; Wang, H.; Cai, J.; Wong, H. S. P.; Radu, I. P. Perspective on Low-Dimensional Channel Materials for Extremely Scaled CMOS. In\n                      2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)\n                      , 2024; pp 403\u2013404. Honolulu, HI, USA.","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830447"},{"key":"ref21\/cit21","doi-asserted-by":"publisher","DOI":"10.1002\/adma.202109796"},{"key":"ref22\/cit22","doi-asserted-by":"crossref","unstructured":"Huyghebaert, C.; Schram, T.; Smets, Q.; Kumar Agarwal, T.; Verreck, D.; Brems, S.; Phommahaxay, A.; Chiappe, D.; El Kazzi, S.; Lockhart de la Rosa, C.; Arutchelvan, G.; Cott, D.; Ludwig, J.; Gaur, A.; Sutar, S.; Leonhardt, A.; Marinov, D.; Lin, D.; Caymax, M.; Asselberghs, I.; Pourtois, G.; Radu, I. P. 2D Materials: Roadmap to CMOS Integration. In\n                      2018 IEEE International Electron Devices Meeting (IEDM)\n                      , 2018; p 22. San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2018.8614679"},{"key":"ref23\/cit23","doi-asserted-by":"crossref","unstructured":"Asselberghs, I.; Smets, Q.; Schram, T.; Groven, B.; Verreck, D.; Afzalian, A.; Arutchelvan, G.; Gaur, A.; Cott, D.; Maurice, T.; Brems, S.; Kennes, K.; Phommahaxay, A.; Dupuy, E.; Radisic, D.; De Marneffe, J. F.; Thiam, A.; Li, W.; Devriendt, K.; Huyghebaert, C.; Lin, D.; Caymax, M.; Morin, P.; Radu, I. P. Wafer-Scale Integration of Double Gated WS2-Transistors in 300mm Si CMOS Fab. In\n                      2020 IEEE International Electron Devices Meeting (IEDM)\n                      , 2020; pp 40\u201342. San Francisco, CA, USA.","DOI":"10.1109\/IEDM13553.2020.9371926"},{"key":"ref24\/cit24","doi-asserted-by":"publisher","DOI":"10.1039\/C8NR00108A"},{"key":"ref25\/cit25","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-023-40448-x"},{"key":"ref26\/cit26","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.1c06812"},{"key":"ref27\/cit27","doi-asserted-by":"publisher","DOI":"10.1088\/2053-1583\/ab5ad1"},{"key":"ref28\/cit28","doi-asserted-by":"publisher","DOI":"10.1063\/5.0275690"},{"key":"ref29\/cit29","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-025-01448-5"},{"key":"ref30\/cit30","doi-asserted-by":"publisher","DOI":"10.1038\/s41699-025-00527-7"},{"key":"ref31\/cit31","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3330461"},{"key":"ref32\/cit32","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.3048371"},{"key":"ref33\/cit33","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-05431-4"},{"key":"ref34\/cit34","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03472-9"},{"key":"ref35\/cit35","doi-asserted-by":"crossref","unstructured":"Kumar, A.; Schauble, K.; Neilson, K. M.; Tang, A.; Ramesh, P.; Wong, H. S. P.; Pop, E.; Saraswat, K. Sub-200 O\u00b7\u03bcm Alloyed Contacts to Synthetic Monolayer MoS2. In\n                      2021 IEEE International Electron Devices Meeting (IEDM)\n                      , 2021; p 7. San Francisco, CA, USA.","DOI":"10.1109\/IEDM19574.2021.9720609"},{"key":"ref36\/cit36","doi-asserted-by":"crossref","unstructured":"Chou, A. S.; Wu, T.; Cheng, C. C.; Zhan, S. S.; Ni, I. C.; Wang, S. Y.; Chang, Y. C.; Liew, S. L.; Chen, E.; Chang, W. H.; Wu, C. I.; Cai, J.; Wong, H. S. P.; Wang, H. Antimony Semimetal Contact with Enhanced Thermal Stability for High Performance 2D Electronics. In\n                      2021 IEEE International Electron Devices Meeting (IEDM)\n                      , 2021; p 7. San Francisco, CA, USA.","DOI":"10.1109\/IEDM19574.2021.9720608"},{"key":"ref37\/cit37","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0191-0"},{"key":"ref38\/cit38","doi-asserted-by":"crossref","unstructured":"Liao, L.; Zou, X. Interface Engineering for High-Performance Top-Gated MoS2 Field Effect Transistors. In\n                      IEEE 12th International Conference on Solid-State and Integrated-Circuit Technology (ICSICT)\n                      ; IEEE, 2014; pp 1\u20133.","DOI":"10.1109\/ICSICT.2014.7021324"},{"key":"ref39\/cit39","doi-asserted-by":"crossref","unstructured":"Smets, Q.; Arutchelvan, G.; Jussot, J.; Verreck, D.; Asselberghs, I.; Mehta, A. N.; Gaur, A.; Lin, D.; El Kazzi, S.; Groven, B.; Caymax, M.; Radu, I. Ultra-Scaled MOCVD MoS2MOSFETs with 42nm Contact Pitch and 250\u03bcA\/\u03bcm Drain Current. In\n                      2019 IEEE International Electron Devices Meeting (IEDM)\n                      , 2019; pp 23. San Francisco, CA, USA.","DOI":"10.1109\/IEDM19573.2019.8993650"},{"key":"ref40\/cit40","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.8b01692"},{"key":"ref41\/cit41","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.7b01536"},{"key":"ref42\/cit42","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.7b04100"},{"key":"ref43\/cit43","doi-asserted-by":"publisher","DOI":"10.1021\/nn506512j"},{"key":"ref44\/cit44","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.8b01091"},{"key":"ref45\/cit45","doi-asserted-by":"publisher","DOI":"10.1063\/1.4866340"},{"key":"ref46\/cit46","doi-asserted-by":"publisher","DOI":"10.1016\/j.mssp.2019.104850"},{"key":"ref47\/cit47","unstructured":"Chao, T.\n                      Introduction to Semiconductor Manufacturing Technology\n                      ; Prentice Hall: NJ, 2000; pp 505\u2013544."},{"issue":"4","key":"ref48\/cit48","doi-asserted-by":"crossref","first-page":"528","DOI":"10.1109\/TSM.2018.2855656","volume":"31","author":"Schulze S.","year":"2018","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"ref49\/cit49","volume-title":"A Study of Tungsten Metallization for the Advanced BEOL Interconnections","author":"Hsueh-Chung Chen J.","year":"2016"},{"key":"ref50\/cit50","doi-asserted-by":"crossref","unstructured":"Kelly, J.; Chen, J. H.C.; Huang, H.; Hu, C. K.; Liniger, E.; Patlolla, R.; Peethala, B.; Adusumilli, P.; Shobha, H.; Nogami, T.; Spooner, T.; Huang, E.; Edelstein, D.; Canaperi, D. Experimental Study of Nanoscale Co Damascene BEOL Interconnect Structures. In\n                      2016 IEEE International Interconnect Technology Conference\n                      , 2016; pp 40\u201342. San Jose, CA, USA.","DOI":"10.1109\/IITC-AMC.2016.7507673"},{"key":"ref51\/cit51","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.4c07267"},{"key":"ref52\/cit52","doi-asserted-by":"publisher","DOI":"10.1021\/acs.chemmater.4c03540"},{"key":"ref53\/cit53","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-023-3942-2"},{"key":"ref54\/cit54","doi-asserted-by":"crossref","unstructured":"McClellan, C. J.; Yalon, E.; Smithe, K. K. H.; Suryavanshi, S. V. Eric Pop. Effective N-Type Doping of Monolayer MoS2 by AlOx. In\n                      2017 75th Annual Device Research Conference (DRC)\n                      , South Bend, IN, USA, 2017; pp 1\u20132.","DOI":"10.1109\/DRC.2017.7999392"},{"key":"ref55\/cit55","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.0c09078"},{"key":"ref56\/cit56","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.0c09541"},{"key":"ref57\/cit57","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-022-00798-8"},{"key":"ref58\/cit58","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2025.3575015"},{"key":"ref59\/cit59","doi-asserted-by":"crossref","unstructured":"Sathaiya, D. M.; Hung, T. Y. T.; Chen, E.; Wu, W. C.; Wei, A.; Chuu, C. P.; Su, S. K.; Chou, A. S.; Chung, C. T.; Chien, C. H.; Wang, H.; Cai, J.; Wu, C. C.; Radu, I. P.; Wu, J. Comprehensive Physics Based TCAD Model for 2D MX2Channel Transistors. In\n                      2022 IEEE International Electron Devices Meeting (IEDM)\n                      , 2022; p 28. San Francisco, CA, USA.","DOI":"10.1109\/IEDM45625.2022.10019446"},{"key":"ref60\/cit60","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1052-3"},{"key":"ref61\/cit61","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.6b02739"},{"key":"ref62\/cit62","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.202208091"},{"key":"ref63\/cit63","doi-asserted-by":"crossref","unstructured":"English, C. D.; Smithe, K. K. H.; Runjie; Xu, L.).; Pop, E. Approaching Ballistic Transport in Monolayer MoS2 Transistors with Self-Aligned 10 nm Top Gates. In\n                      2016 IEEE International Electron Devices Meeting (IEDM)\n                      , 2016; pp 5\u20136. San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2016.7838355"},{"key":"ref64\/cit64","doi-asserted-by":"publisher","DOI":"10.1088\/2053-1583\/4\/1\/011009"},{"key":"ref65\/cit65","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04523-5"},{"key":"ref66\/cit66","doi-asserted-by":"crossref","unstructured":"Chou, S.A.; Shen, P.C.; Cheng, C.C.; Lu, L.S.; Chueh, W.C.; Li, M.Y.; Pitner, G.; Chang, W.H.; Wu, C.I.; Kong, J.; Li, L.J.; Wong, H.S. P. High On-Current 2D NFET of 390 \u039cA\/\u039cm at VDS = 1V Using Monolayer CVD MoS2 without Intentional Doping. In\n                      2020 IEEE Symposium on VLSI Technology\n                      (pp 1\u20132); IEEE: Honolulu, HI, USA, 2020.","DOI":"10.1109\/VLSITechnology18217.2020.9265040"},{"key":"ref67\/cit67","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-46170-6"},{"key":"ref68\/cit68","doi-asserted-by":"publisher","DOI":"10.1021\/nn303772b"},{"key":"ref69\/cit69","doi-asserted-by":"crossref","unstructured":"Li, W.; Fan, D.; Shao, L.; Huang, F.; Liang, L.; Li, T.; Xu, Y.; Tu, X.; Wang, P.; Yu, Z.; Shi, Y.; Qiu, H.; Wang, X. High-Performance CVD MoS2Transistors with Self-Aligned Top-Gate and Bi Contact. In\n                      2021 IEEE International Electron Devices Meeting (IEDM)\n                      , 2021; p 37. San Francisco, CA, USA.","DOI":"10.1109\/IEDM19574.2021.9720595"},{"key":"ref70\/cit70","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-021-00963-8"},{"key":"ref71\/cit71","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-20732-w"},{"key":"ref72\/cit72","doi-asserted-by":"publisher","DOI":"10.1038\/nmat4080"},{"key":"ref73\/cit73","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201702522"},{"key":"ref74\/cit74","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.5b00314"},{"key":"ref75\/cit75","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2019.2897167"},{"key":"ref76\/cit76","volume-title":"Physics of Semiconductor Devices","author":"Sze S. M.","year":"2021"}],"container-title":["ACS Nano"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/pubs.acs.org\/doi\/pdf\/10.1021\/acsnano.5c19217","content-type":"application\/pdf","content-version":"vor","intended-application":"unspecified"},{"URL":"https:\/\/pubs.acs.org\/doi\/pdf\/10.1021\/acsnano.5c19217","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T08:11:16Z","timestamp":1774944676000},"score":1,"resource":{"primary":{"URL":"https:\/\/pubs.acs.org\/doi\/10.1021\/acsnano.5c19217"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,24]]},"references-count":76,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2026,3,31]]}},"alternative-id":["10.1021\/acsnano.5c19217"],"URL":"https:\/\/doi.org\/10.1021\/acsnano.5c19217","relation":{},"ISSN":["1936-0851","1936-086X"],"issn-type":[{"value":"1936-0851","type":"print"},{"value":"1936-086X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2,24]]}}}