{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T08:40:03Z","timestamp":1748335203167,"version":"3.41.0"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2000,8,1]],"date-time":"2000-08-01T00:00:00Z","timestamp":965088000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2000,8,1]],"date-time":"2000-08-01T00:00:00Z","timestamp":965088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["International Journal of Parallel Programming"],"published-print":{"date-parts":[[2000,8]]},"DOI":"10.1023\/a:1007502921104","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T10:04:10Z","timestamp":1040551450000},"page":"325-345","source":"Crossref","is-referenced-by-count":0,"title":["Handling Global Constraints in Compiler Strategy"],"prefix":"10.1007","volume":"28","author":[{"given":"Erven","family":"Rohou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fran\u00e7ois","family":"Bodin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christine","family":"Eisenbeis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andr\u00e9","family":"Seznec","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"4","key":"224868_CR1","doi-asserted-by":"crossref","first-page":"345","DOI":"10.1145\/197405.197406","volume":"26","author":"D. F. Bacon","year":"1994","unstructured":"David F. Bacon, Susan L. Graham, and Oliver J. Sharp, Compiler transformation for high-performance computing, ACM Computing Surveys, 26(4):345\u2013420 (December 1994).","journal-title":"ACM Computing Surveys"},{"key":"224868_CR2","first-page":"122","volume-title":"Proc. Fourth Int'l. Conf. Architectural Support Progr. Lang. Operat. Syst.","author":"D. G. Bradlee","year":"1991","unstructured":"David G. Bradlee, Susan J. Eggers, and Robert R. Henry, Integrating register allocation and instruction scheduling for RISCs, Proc. Fourth Int'l. Conf. Architectural Support Progr. Lang. Operat. Syst., pp. 122\u2013131, Santa Clara, California (April 8-11, 1991). ACM SIGARCH, SIGPLAN, SIGOPS, and the IEEE Computer Society."},{"issue":"9","key":"224868_CR3","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1109\/12.241594","volume":"42","author":"W. Y. Chen","year":"1993","unstructured":"William Y. Chen, Pohua P. Chang, Thomas M. Conte, and Wen-mei W. Hwu, The effect of code expanding optimizations on instruction cache design, Trans. Computers, 42(9): 1045\u20131057 (September 1993).","journal-title":"Trans. Computers"},{"issue":"2","key":"224868_CR4","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1109\/32.121752","volume":"18","author":"J. W. Davidson","year":"1992","unstructured":"Jack W. Davidson and Anne M. Holler, Subprogram inlining: A study of its effects on program execution time, IEEE Trans. Software Engng. 18(2):89\u2013101 (February 1992).","journal-title":"IEEE Trans. Software Engng."},{"key":"224868_CR5","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1109\/MICRO.1995.476820","volume-title":"Proc. 28th Ann. Int'l. Symp. Microarchitecture","author":"J. W. Davidson","year":"1995","unstructured":"Jack W. Davidson and Sanjay Jinturkar, Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation, Proc. 28th Ann. Int'l. Symp. Microarchitecture, pp. 125\u2013132, Ann Arbor, Michigan, November 29-December 1, 1995. IEEE Computer Society TC-MICRO and ACM SIGMICRO."},{"key":"224868_CR6","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1007\/BF01205185","volume":"8","author":"W. W. Hwu","year":"1993","unstructured":"Wen-mei W. Hwu, Scott A. Mahlke, William Y. Chen, Pohua P. Chang, Nancy J. Warter, Roger A. Bringmann, Roland G. Ouellette, Richard E. Hank, Tokuzo Kiyohara, Grant E. Haab, John G. Holm, and Daniel M. Lavery, The superblock: An effective technique for VLIW and superscalar compilation, J. Supercomputing,\n8:229\u2013248 (May 1993).","journal-title":"J. Supercomputing"},{"key":"224868_CR7","first-page":"318","volume-title":"SIGPLAN Conf. Progr. Lang. Design and Implementation","author":"M. Lam","year":"1988","unstructured":"M. Lam, Software pipelining: An effective scheduling technique for VLIW machines, SIGPLAN Conf. Progr. Lang. Design and Implementation, Atlanta, ACM, pp. 318\u2013328 (1988)."},{"key":"224868_CR8","doi-asserted-by":"crossref","unstructured":"Scott A. Mahlke, David C. Lin, William Y. Chen, Richard E. Hank, and Roger A. Bringmann, Effective compiler support for predicated execution using the hyperblock, Proc. 25th Ann. Int'l. Symp. on Microarchitecture, pp. 45\u201354, Portland, Oregon (December 1-4).","DOI":"10.1109\/MICRO.1992.696999"},{"key":"224868_CR9","doi-asserted-by":"crossref","unstructured":"Scott McFarling, Procedure merging with instruction caches, ACM SIGPLAN Conf. Progr. Lang. Design and Implementation, Toronto, Canada, pp. 71\u201379 (June 1991).","DOI":"10.1145\/113445.113452"},{"key":"224868_CR10","doi-asserted-by":"crossref","unstructured":"Todd C. Mowry, Monica S. Lam, and Anoop Gupta, Design and evaluation of a compiler algorithm for prefetching, Conf. Architecture Support Progr. Lang. Operat. Syst., pp. 62\u201373 (October 1992).","DOI":"10.1145\/143365.143488"},{"key":"224868_CR11","doi-asserted-by":"crossref","unstructured":"B. R. Rau, Iterative modulo scheduling: An algorithm for software pipelining loops, Proc. 27th Int'l. Symp. Microarchitecture, pp. 63\u201374 (December 1994).","DOI":"10.1145\/192724.192731"},{"key":"224868_CR12","unstructured":"Stanford SUIF Compiler Group, SUIF: A parallelizing and optimizing research compiler, Technical Report CSL-TR-94-620, Computer Systems Laboratory, Stanford University (May 1994)."},{"key":"224868_CR13","doi-asserted-by":"crossref","unstructured":"Pohua P. Chang, Scott A. Mahlke, William Y. Chen, Nancy J. Warter, and Wen-mei W. Hwu, IMPACT: An architectural framework for multiple-instruction-issue processors, Int'l. Symp. Computer Architecture, pp. 266\u2013275 (1991).","DOI":"10.1145\/115952.115979"},{"key":"224868_CR14","first-page":"277","volume-title":"Proc. IFIP WG 10.3 Working Conf. Parallel Architectures and Compilation Techniques, PACT'95","author":"J. Wang","year":"1995","unstructured":"Jiang Wang, Andreas Krall, and M. Anton Ertl, Decomposed software pipelining with reduced register requirement, Lubomir Bic, Wim Bohm, Paraskevas Evripidou, and Jean-Luc Gaudiot, (eds.), Proc. IFIP WG 10.3 Working Conf. Parallel Architectures and Compilation Techniques, PACT'95, pp. 277\u2013280, Limassol, Cyprus, June 27-29, 1995. ACM Press."},{"key":"224868_CR15","unstructured":"Digital Semiconductor, White paper: How DIGITAL FX!32 works. http:\/\/www.digital. com\/semiconductor\/amt\/fx32\/fx-white.html (September 1997)."},{"key":"224868_CR16","unstructured":"Brian Case, Philips hopes to displace DSPs with VLIW, Microprocessor Report, pp. 12\u201315 (December 1994)."},{"key":"224868_CR17","unstructured":"Franco Gasperoni, Scheduling for horizontal systems: The VLIW paradigm in perspective. Ph.D. thesis, New York University (1991)."},{"key":"224868_CR18","unstructured":"E. Rohou, F. Bodin, A. Seznec, G. Le Fol, F. Charot, and F. Raimbault, SALTO: System for assembly-language transformation and optimization (http:\/\/www.irisa.fr\/caps\/Salto). Technical Report 1032, IRISA (1996)."},{"key":"224868_CR19","unstructured":"F. Bodin and E. Rohou, D2.3a: Definition of the low-level-high-level interface language. Technical Report, Esprit Project OCEANS Deliverable (1997)."},{"key":"224868_CR20","unstructured":"Michel Berkelaar, lp_solve software. Available at ftp:\/\/ftp.es.ele.tue.nl\/pub\/lp_solve."},{"issue":"6","key":"224868_CR21","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1145\/173262.155117","volume":"28","author":"D. R. Kerns","year":"1993","unstructured":"Daniel R. Kerns and Susan J. Eggers, Balanced scheduling: Instruction scheduling when memory latency is uncertain, SIGPLAN Notices,\n28(6):278\u2013289 (June 1993). Proc. ACM SIGPLAN Conf. Progr. Lang. Design and Implementation.","journal-title":"SIGPLAN Notices"},{"key":"224868_CR22","doi-asserted-by":"crossref","unstructured":"B. R. Rau and C. D. Glaeser, Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing, Proc. 14th Ann. Workshop on Microprogramming, IEEE, pp. 183\u2013198 (1981).","DOI":"10.1145\/1014192.802449"},{"key":"224868_CR23","doi-asserted-by":"crossref","first-page":"1625","DOI":"10.1109\/5.476079","volume":"83","author":"W. W. Hwu","year":"1995","unstructured":"Wen-mei W. Hwu, Richard E. Hank, David M. Gallagher, Scott A. Mahlke, Daniel M. Lavery, Grant E. Haab, John C. Gyllenhaal, and David I. August, Compiler technology for future microprocessors, Proc. IEEE, 83:1625\u20131639 (December 1995).","journal-title":"Proc. IEEE"},{"key":"224868_CR24","doi-asserted-by":"crossref","unstructured":"James R. Goodman and Wei-Chung Hsu, Code scheduling and register allocation in large basic blocks, Int'l. Conf. Supercomputing, pp. 442\u2013452 (1998).","DOI":"10.1145\/55364.55407"},{"key":"224868_CR25","unstructured":"Karl Olav Lillevold, H263 Software. Available at http:\/\/www.nta.no\/brukere\/DVC\/h263_software\/ (1995) Copyright \u00a9 1995 Telenor R6D."},{"key":"224868_CR26","unstructured":"Robert (4er@iems.nwu.edu) Fourer and John W. (ashbury@skypoint.com) Gregory, Linear Programming FAQ, World Wide Web http:\/\/www.mcs.anl.gov\/home\/otc\/faq\/ linear-programming-faq.html, Usenet sci.answers, anonymous FTP\/pub\/usenet\/sci. answers\/linear-programming-faq from rtfm.mit.edu (1997)."},{"key":"224868_CR27","doi-asserted-by":"crossref","unstructured":"David W. Wall, Predicting program behavior using real or estimated profiles, Conf. Progr. Lang. Design and Implementation, pp. 59\u201370 (June 1991).","DOI":"10.1145\/113445.113451"},{"key":"224868_CR28","first-page":"238","volume-title":"Proc. Conf. Parallel Architectures and Compilation Techniques (PACT'96)","author":"S. Carr","year":"1996","unstructured":"Steve Carr, Combining optimization for cache and instruction-level parallelism, Proc. Conf. Parallel Architectures and Compilation Techniques (PACT'96), pp. 238\u2013247, Boston, Massachusetts (October 20-23, 1996). IEEE Computer Society Press."},{"key":"224868_CR29","first-page":"274","volume-title":"Proc. 29th Ann. Int'l. Symp. Microarchitecture","author":"M. E. Wolf","year":"1996","unstructured":"Michael E. Wolf, Dror E. Maydan, and Ding-Kai Chen, Combining loop transforma-tions considering caches and scheduling, Proc. 29th Ann. Int'l. Symp. Microarchitecture, pp. 274\u2013286, Paris, France (December 2-4, 1996). IEEE Computer Society TC-MICRO and ACM SIGMICRO."},{"key":"224868_CR30","doi-asserted-by":"crossref","unstructured":"D. A. Berson, P. Chang, R. Gupta, and M. L. Soffa, Integrating program optimizations and transformations with the scheduling of instruction level parallelism, Lecture Notes in Computer Science,\n1239 (1997).","DOI":"10.1007\/BFb0017254"},{"key":"224868_CR31","doi-asserted-by":"crossref","unstructured":"J. A. Fisher, Trace scheduling: A technique for global microcode compaction, IEEE Trans. Computers, pp. 478\u2013490 (July 1981).","DOI":"10.1109\/TC.1981.1675827"},{"issue":"4","key":"224868_CR32","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/32.54294","volume":"16","author":"R. Gupta","year":"1990","unstructured":"R. Gupta and M. L. Soffa, Region scheduling: An approach for detecting and redistributing parallelism, IEEE Trans. Software Engng. 16(4):421\u2013431 (April 1990).","journal-title":"IEEE Trans. Software Engng."},{"key":"224868_CR33","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1109\/MICRO.1995.476823","volume-title":"Proc. 28th Ann. Int'l. Symp. Microarchitecture","author":"R. E. Hank","year":"1995","unstructured":"Richard E. Hank, Wen-mei W. Hwu, and B. Ramakrishna Rau, Region-based compilation: An introduction and motivation, Proc. 28th Ann. Int'l. Symp. Microarchitecture, pp. 158\u2013168, Ann Arbor, Michigan (November 29-December 1, 1995). IEEE Computer Society TC-MICRO and ACM SIGMICRO."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1007502921104.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1007502921104\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1007502921104.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T08:16:03Z","timestamp":1748333763000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1007502921104"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,8]]},"references-count":33,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2000,8]]}},"alternative-id":["224868"],"URL":"https:\/\/doi.org\/10.1023\/a:1007502921104","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2000,8]]}}}