{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:56:05Z","timestamp":1755222965320,"version":"3.43.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[1997,6,1]],"date-time":"1997-06-01T00:00:00Z","timestamp":865123200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1997,6,1]],"date-time":"1997-06-01T00:00:00Z","timestamp":865123200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[1997,6]]},"DOI":"10.1023\/a:1007939023899","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T07:13:40Z","timestamp":1040541220000},"page":"163-179","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["Useful-Skew Clock Routing with Gate Sizing for Low Power Design"],"prefix":"10.1007","volume":"16","author":[{"given":"Joe Gufeng","family":"Xi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne Wei-Ming","family":"Dai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1997,6,1]]},"reference":[{"key":"135436_CR1","doi-asserted-by":"crossref","unstructured":"D. Dobberpuhl and R. Witek, \u201cA 200 mhz 64b dual-issue cmos microprocessor,\u201d in Proc. IEEE Intl. Solid-State Circuits Conf., pp. 106-107, 1992.","DOI":"10.1109\/ISSCC.1992.200434"},{"key":"135436_CR2","doi-asserted-by":"crossref","unstructured":"Joe G. Xi and Wayne W.M. Dai, \u201cBuffer insertion and sizing under process variations for low power clock distribution,\u201d in Proc. of 32nd Design Automation Conf., June 1995.","DOI":"10.1109\/DAC.1995.249997"},{"key":"135436_CR3","doi-asserted-by":"crossref","unstructured":"M.A.B. Jackson, A. Srinivasan, and E.S. Kuh, \u201cClock routing for high-performance ics,\u201d in Proc. of 27th Design Automation Conf., pp. 573-579, 1990.","DOI":"10.1145\/123186.123406"},{"issue":"3","key":"135436_CR4","doi-asserted-by":"publisher","first-page":"242","DOI":"10.1109\/43.205004","volume":"12","author":"R.-S. Tsay","year":"1993","unstructured":"R.-S. Tsay, \u201cAn exact zero-skew clock routing algorithm,\u201d IEEE Trans. on Computer-Aided Design, Vol. 12, No. 3, pp. 242-249, 1993.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"issue":"11","key":"135436_CR5","doi-asserted-by":"publisher","first-page":"799","DOI":"10.1109\/82.204128","volume":"39","author":"T.H. Chao","year":"1992","unstructured":"T.H. Chao, Y.C. Hsu, J.M. Ho, K.D. Boese, and A.B. Kahng, \u201dZero skew clock net routing,\u201d IEEE Transactions on Circuits and Systems, Vol. 39, No. 11, pp. 799-814, Nov. 1992.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"135436_CR6","doi-asserted-by":"crossref","unstructured":"Qing Zhu, Wayne W.M. Dai, and Joe G. Xi, \u201cOptimal sizing of high speed clock networks based on distributed rc and transmission line models,\u201d in IEEE Intl. Conf. on Computer Aided Design, pp. 628-633, Nov. 1993.","DOI":"10.1109\/ICCAD.1993.580151"},{"key":"135436_CR7","unstructured":"N.-C. Chou and C.-K. Cheng, \u201cWire length and delay minimization in general clock net routing,\u201d in Digest of Tech. Papers of IEEE Intl. Conf. on Computer Aided Design, pp. 552-555, 1993."},{"key":"135436_CR8","doi-asserted-by":"crossref","unstructured":"M. Edahiro, \u201cA clustering-based optimization algorithm in zero-skew routings,\u201d in Proc. of 30th ACM\/IEEE Design Automation Conference, pp. 612-616, 1993.","DOI":"10.1145\/157485.165066"},{"issue":"1","key":"135436_CR9","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/92.365456","volume":"3","author":"J. Cho","year":"1995","unstructured":"Jun-Dong Cho and Majid Sarrafzadeh, \u201cA buffer distribution algorithm for high-performance clock net optimization,\u201d IEEE Transactions on VLSI Systems, Vol. 3, No. 1, pp. 84-97, March 1995.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"135436_CR10","doi-asserted-by":"crossref","unstructured":"S. Pullela, N. Menezes, J. Omar, and L.T. Pillage, \u201cSkew and delay optimization for reliable buffered clock trees,\u201d in IEEE Intl. Conf. on Computer Aided Design, pp. 556-562, 1993.","DOI":"10.1109\/ICCAD.1993.580114"},{"issue":"7","key":"135436_CR11","doi-asserted-by":"publisher","first-page":"945","DOI":"10.1109\/12.55696","volume":"39","author":"J.P. Fishburn","year":"1990","unstructured":"J.P. Fishburn, \u201cClock skewoptimization,\u201d IEEE Transactions on Computers, Vol. 39, No. 7, pp. 945-951, 1990.","journal-title":"IEEE Transactions on Computers"},{"key":"135436_CR12","unstructured":"Joe G. Xi and Wayne W.M. Dai, \u201cLow power design based on useful clock skews,\u201d in Technical Report, UCSC-CRL-95-15, University of California, Santa Cruz., 1995."},{"key":"135436_CR13","unstructured":"J. Cong and C.K. Koh, \u201cMinimum-cost bounded-skew clock routing,\u201d in Proc. of Intl. Symp. Circuits and Systems, pp. 322- 327, 1995."},{"key":"135436_CR14","doi-asserted-by":"crossref","unstructured":"D.J.-H. Huang, A.B. Kahng, and C.-W.A. Tsao, \u201cOn the bounded-skew clock and steiner routing problems,\u201d in Proc. of 32nd Design Automation Conf., pp. 508-513, 1995.","DOI":"10.1109\/DAC.1995.250000"},{"key":"135436_CR15","unstructured":"J. Cong, A.B. Kahng, C.K. Koh, and C.-W.A. Tsao, \u201cBoundedskew clock and steiner routing under elmore delay,\u201d in IEEE Intl. Conf. on Computer Aided Design, 1995 (to appear)."},{"key":"135436_CR16","doi-asserted-by":"crossref","unstructured":"J.L. Neves and E.G. Friedman, \u201cDesign methodology for synthesizing clock distribution networks exploiting non-zero localized clock skew,\u201d IEEE Transactions on VLSI Systems, June 1996.","DOI":"10.1109\/92.502201"},{"key":"135436_CR17","doi-asserted-by":"crossref","unstructured":"W. Chuang, S.S. Sapatnekar, and I.N. Hajj, \u201cA unified algorithm for gate sizing and clock skew optimization,\u201d in IEEE Intl. Conference on Computer-Aided Design, pp. 220-223, Nov. 1993.","DOI":"10.1109\/ICCAD.1993.580060"},{"key":"135436_CR18","unstructured":"H. Sathyamurthy, S.S. Sapatnekar, and J.P. Fishburn, \u201cSpeeding up pipelined circuits through a combination of gate sizing and clock skew optimization,\u201d in IEEE Intl. Conference on Computer-Aided Design, Nov. 1995."},{"key":"135436_CR19","doi-asserted-by":"crossref","unstructured":"L. Kannan, Peter R. Suaris, and H.-G. Fang, \u201cA methodology and algorithms for post-placement delay optimization,\u201d in Proc. of 31th ACM\/IEEE Design Automation Conference, pp. 327-332, 1994.","DOI":"10.1145\/196244.196399"},{"issue":"4598","key":"135436_CR20","doi-asserted-by":"publisher","first-page":"458","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S. Kirkpatrick Jr.","year":"1983","unstructured":"S. Kirkpatrick, Jr., C.D. Gelatt, and M.P. Vecchi, \u201cOptimization by simulated annealing,\u201d Science, Vol. 220, No. 4598, pp. 458- 463, May 1983.","journal-title":"Science"},{"key":"135436_CR21","doi-asserted-by":"crossref","unstructured":"Pak K. Chan, \u201cDelay and area optimization in standard-cell design,\u201d in Proc. of 27th Design Automation Conf., pp. 349-352, 1990.","DOI":"10.1145\/123186.123301"},{"key":"135436_CR22","doi-asserted-by":"crossref","unstructured":"Shen Lin and Malgorzata Marek-Sadowska, \u201cDelay and area optimization in standard-cell design,\u201d in Proc. of 27th Design Automation Conf., pp. 349-352, 1990.","DOI":"10.1145\/123186.123301"},{"key":"135436_CR23","doi-asserted-by":"publisher","first-page":"468","DOI":"10.1109\/JSSC.1984.1052168","volume":"SC-19","author":"H. V. Veendrick","year":"1984","unstructured":"Harry, V.M. Veendrick, \u201cShort-circuit power dissipation of static cmos circuitry and its impact on the design of buffer circuits,\u201d IEEE Journal of Solid-State Circuits, Vol. SC-19, pp. 468-473, Aug. 1984.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"135436_CR24","doi-asserted-by":"publisher","first-page":"570","DOI":"10.1109\/5.371967","volume":"83","author":"J. Rabae","year":"1995","unstructured":"J. Rabae, D. Singh, M. Pedram, F. Catthoor, S. Rajgopal, N. Sehgal, and T.J. Mozdzen, \u201cPower conscious cad tools and methodologies: A perspective,\u201d Proceedings of IEEE, Vol. 83, No. 4, pp. 570-593, April 1995.","journal-title":"Proceedings of IEEE"},{"key":"135436_CR25","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan, and K. Kozminski, \u201cCombinational profiles of sequential benchmark circuits,\u201d in Proc. of IEEE Intl. Symp. on Circuits and Systems, pp. 1929-1934, 1989.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"135436_CR26","unstructured":"National Semiconductor Corp. cs65 CMOS Standard Cell Library Data Book, National Semiconductor Corp., 1993."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1007939023899.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1007939023899\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1007939023899.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:27:18Z","timestamp":1754904438000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1007939023899"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,6]]},"references-count":26,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[1997,6]]}},"alternative-id":["135436"],"URL":"https:\/\/doi.org\/10.1023\/a:1007939023899","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1997,6]]},"assertion":[{"value":"1 June 1997","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}