{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:56:43Z","timestamp":1755223003358,"version":"3.43.0"},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1997,9,1]],"date-time":"1997-09-01T00:00:00Z","timestamp":873072000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1997,9,1]],"date-time":"1997-09-01T00:00:00Z","timestamp":873072000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[1997,9]]},"DOI":"10.1023\/a:1007949000569","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T07:13:40Z","timestamp":1040541220000},"page":"57-73","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Mapping of Trellises Associated with General Encoders onto High-Performance VLSI Architectures"],"prefix":"10.1007","volume":"17","author":[{"given":"Montserrat","family":"B\u00f3o","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco","family":"Arg\u00fcello","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier D.","family":"Bruguera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emilio L.","family":"Zapata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1997,9,1]]},"reference":[{"issue":"3","key":"141804_CR1","doi-asserted-by":"publisher","first-page":"268","DOI":"10.1109\/PROC.1973.9030","volume":"61","author":"G.D. Forney","year":"1973","unstructured":"G.D. Forney, \u201cThe Viterbi Algorithm\u201d, Proc. ofthe IEEE, vol. 61, no. 3, March 1973, pp. 268\u2013278.","journal-title":"Proc. ofthe IEEE"},{"key":"141804_CR2","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1109\/TIT.1982.1056454","volume":"28","author":"G. Ungerboeck","year":"1982","unstructured":"G. Ungerboeck, \u201cChannel Coding with Multilevel\/phase signals\u201d, IEEE Trans. Inform. Theory, vol. 28, January 1982, pp. 55\u201367.","journal-title":"IEEE Trans. Inform. Theory"},{"key":"141804_CR3","first-page":"92","volume":"28","author":"M.W. Marcellin","year":"1990","unstructured":"M.W. Marcellin, T.R. Fischer. \u201cTrellis Coded Quantization of Memoryless and Gauss-Markov sources\u201d, IEEE Trans. Commun., vol. 28, January 1990, pp. 92\u201393.","journal-title":"IEEE Trans. Commun."},{"issue":"4","key":"141804_CR4","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1109\/76.257216","volume":"3","author":"M.W. Marcellin","year":"1993","unstructured":"M.W. Marcellin, P. Sriram. K-L Tong, \u201cTransform Coding of Monochrome and Color Images Using Trellis Coded Quantization\u201d, IEEE Trans. on Circuits and Syst. for Video Tech. vol. 3, no. 4. August 1993, pp. 270\u2013276.","journal-title":"IEEE Trans. on Circuits and Syst. for Video Tech."},{"key":"141804_CR5","doi-asserted-by":"crossref","unstructured":"S.C. Glinski, T.M. Lalumia, D.R. Cassiday, T. Koh, C.M. Gerveshi, A. Wilson and J. Kumar, \u201cA processor for graph search algorithms\u201d, Proc. ISSCC'87, New York, 1987, pp. 162\u2013163.","DOI":"10.1109\/ISSCC.1987.1157098"},{"issue":"l","key":"141804_CR6","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1109\/18.42179","volume":"35","author":"C-Y Chang","year":"1989","unstructured":"C-Y Chang, K. Yao, \u201cSystolic array processing of the Viterbi Algorithm\u201d, IEEE. Trans. on inf. Theory, vol. 35, no. l, January 1989, pp. 76\u201386.","journal-title":"IEEE. Trans. on inf. Theory"},{"key":"141804_CR7","first-page":"430","volume-title":"Proc. Twenty-Third Annu. Alleron Conf Commmun.","author":"C.Y. Chang","year":"1985","unstructured":"C.Y. Chang, K. Yao, \u201cViterbi decoding by a systolic array\u201d, Proc. Twenty-Third Annu. Alleron Conf Commmun., Contr., Computing, Monticello, IL, Cot. 1985, 1985, pp. 430\u2013439."},{"key":"141804_CR8","doi-asserted-by":"publisher","first-page":"527","DOI":"10.1109\/49.1921","volume":"6","author":"P.G. Gulak","year":"1988","unstructured":"P.G. Gulak, T. Kailath, \u201cLocally connected VLSI architectures for the Viterbi Algorithm\u201d, IEEE J. Sleet. Areas Commun., vol. 6, April 1988, pp. 527\u2013538.","journal-title":"IEEE J. Sleet. Areas Commun."},{"issue":"2","key":"141804_CR9","doi-asserted-by":"publisher","first-page":"1409","DOI":"10.1109\/26.380191","volume":"43","author":"F. Daneshgaran","year":"1995","unstructured":"F. Daneshgaran, K. Yao, \u201cThe Iterative Collapse Algorithm: A Novel Approach for the Design of Long Constraint Length Viterbi Decoders-Part I\u201d, IEEE Trans. on Communications, vol. 43, no. 2\/3\/4, 1995, pp. 1409\u20131418.","journal-title":"IEEE Trans. on Communications"},{"issue":"2","key":"141804_CR10","doi-asserted-by":"publisher","first-page":"158","DOI":"10.1109\/26.486608","volume":"44","author":"H Li","year":"1996","unstructured":"H Li, C. Chakrabarti, \u201cA New Architecture for the Viterbi Decoder for Code Rate kin\u201d, IFFF Trans, on Communications, vol. 44, no. 2, 1996, pp. 158\u2013164.","journal-title":"IFFF Trans, on Communications"},{"key":"141804_CR11","doi-asserted-by":"crossref","unstructured":"S. Bitterlich, H. Meyr, \u201cEfficient Scalable Architecture for Viterbi Decoders\u201d, Proc. of the Int. Conf on Application Specific Array Processors. ASAP'93, 1993, pp. 89\u2013100.","DOI":"10.1109\/ASAP.1993.397123"},{"issue":"4","key":"141804_CR12","doi-asserted-by":"publisher","first-page":"636","DOI":"10.1109\/26.223789","volume":"41","author":"C.B. Shang","year":"1993","unstructured":"C.B. Shang, H-D. Ling, R. Cypher, P.H. Siegel, H.K. Thapar, \u201dArea-Efficient Architectures for the Viterbi Algorithm-Partl: Theory\u201d, IEEE Trans. On. Communications, vol. 41, no. 4, April 1993, pp. 636\u2013644","journal-title":"IEEE Trans. On. Communications"},{"issue":"5","key":"141804_CR13","doi-asserted-by":"publisher","first-page":"802","DOI":"10.1109\/26.225495","volume":"41","author":"C.B. Shung","year":"1993","unstructured":"C.B. Shung, H-D. Ling, R. Cypher, P.H. Siegel. H.K. Thapar, \u201dArea-Efficient Architectures for the Viterbi Algorithm-PartII: Applications\u201d, IEEE Trans. On. Communications, vol. 41, no. 5, May 1993, pp. 802\u2013807.","journal-title":"IEEE Trans. On. Communications"},{"issue":"10","key":"141804_CR14","doi-asserted-by":"publisher","first-page":"1091","DOI":"10.1109\/71.313124","volume":"5","author":"F. Arguello","year":"1994","unstructured":"F. Arguello. J.D. Bruguera, R. Doallo and E.L. Zapata, \u201cParallel Architecture for Fast Transforms with Trigonometric Kernel\u201d, IEEE Trans. on Parallel and Distributed Systems, vol. 5, no. 10, 1994, pp. 1091\u20131099.","journal-title":"IEEE Trans. on Parallel and Distributed Systems"},{"issue":"3","key":"141804_CR15","doi-asserted-by":"publisher","first-page":"1476","DOI":"10.1109\/78.205761","volume":"41","author":"E.L. Zapata","year":"1993","unstructured":"E.L. Zapata and F. Argilello. \u201cAplication-Specific Architecture for Fast Transforms based on the Succesive Doubling Method\u201d, IEEE Trans. on Signal Processing, vol. 41, no. 3, 1993, pp. 1476\u20131481.","journal-title":"IEEE Trans. on Signal Processing"},{"key":"141804_CR16","doi-asserted-by":"publisher","first-page":"1413","DOI":"10.1109\/12.338101","volume":"43","author":"J. L\u00f3pez","year":"1994","unstructured":"J. L\u00f3pez and E.L. Zapata, \u201cUnified Architecture for Divide and Conquer based Tridiagonal System Solvers\u201d, IEEE Trans. on Computers, vol. 43, 1994, pp. 1413\u20131425.","journal-title":"IEEE Trans. on Computers"},{"issue":"2","key":"141804_CR17","doi-asserted-by":"publisher","first-page":"168","DOI":"10.1109\/26.554365","volume":"45","author":"M. B\u00f3o","year":"1997","unstructured":"M. B\u00f3o, F. Arguello, J.D. Bruguera, R. Doallo, E.L. Zapata, \u201cHigh-Performance VLSI Architecture for the Viterbi Algorithm\u201d, IEEE Trans. on Communications, vol. 45, no. 2, February 1997, pp. 168\u2013176.","journal-title":"IEEE Trans. on Communications"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1007949000569.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1007949000569\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1007949000569.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:52:04Z","timestamp":1754905924000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1007949000569"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,9]]},"references-count":17,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1997,9]]}},"alternative-id":["141804"],"URL":"https:\/\/doi.org\/10.1023\/a:1007949000569","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1997,9]]},"assertion":[{"value":"1 September 1997","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}