{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T13:51:17Z","timestamp":1761486677214,"version":"3.43.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1997,7,1]],"date-time":"1997-07-01T00:00:00Z","timestamp":867715200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1997,7,1]],"date-time":"1997-07-01T00:00:00Z","timestamp":867715200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Real-Time Systems"],"published-print":{"date-parts":[[1997,7]]},"DOI":"10.1023\/a:1007952919024","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T07:13:40Z","timestamp":1040541220000},"page":"47-65","source":"Crossref","is-referenced-by-count":1,"title":["Threaded Prefetching: A New Instruction Memory Hierarchy for Real-Time Systems"],"prefix":"10.1007","volume":"13","author":[{"given":"Minsuk","family":"Lee","sequence":"first","affiliation":[]},{"given":"Sang Lyul","family":"Min","sequence":"additional","affiliation":[]},{"given":"Heonshik","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Chong Sang","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Chang Yun","family":"Park","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"131314_CR1","volume-title":"Compilers Principles, Techniques, and Tools","author":"A.V. Aho","year":"1988","unstructured":"Aho, A.V., Sethi, R. and Ullman, J.D. Compilers Principles, Techniques, and Tools. Addison-Wesley Publishing Company, Reading, MA, 1988."},{"key":"131314_CR2","doi-asserted-by":"crossref","unstructured":"Arnold, R., Mueller, F., Whalley, D. and Harmon, M. Bounding worst-case instruction cache performance. In Proceedings of the 15th Real-Time Systems Symposium, pages 172\u2013181, 1994.","DOI":"10.1109\/REAL.1994.342718"},{"key":"131314_CR3","doi-asserted-by":"crossref","unstructured":"Callahan, D., Kennedy, K. and Porterfield, A. Software prefetching. In Proceedings of the Fourth International Conference on Architectural Support on Programming Languages and Operating Systems, pages 40\u201352, 1991.","DOI":"10.1145\/106972.106979"},{"key":"131314_CR4","doi-asserted-by":"crossref","unstructured":"Chen, T.-F. and Baer, J.-L. Reducing memory latency via non-blocking and prefetching caches. In Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 51\u201361, 1992.","DOI":"10.1145\/143365.143486"},{"key":"131314_CR5","volume-title":"Crafting a Compiler with C.","author":"C.N. Fischer","year":"1991","unstructured":"Fischer, C.N. and LeBlanc, R.J. Crafting a Compiler with C. The Benjamin\/Cummings Publishing Company, Inc., Redwood City, CA, 1991."},{"key":"131314_CR6","unstructured":"Fraser, C.W. and Hanson, D.R. A code generation interface for ANSI C. Technical Report CSL-TR-270-90, Dept. of Computer Science, Princeton University, July 1990."},{"key":"131314_CR7","volume-title":"Computer Architecture: A Quantitative Approach","author":"J.L. Hennessy","year":"1990","unstructured":"Hennessy, J.L. and Patterson, D.A. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, San Mateo, CA, 1990."},{"key":"131314_CR8","first-page":"48","volume-title":"The M68000 Family","author":"W. Hilf","year":"1989","unstructured":"Hilf, W. and Nausch, A. The M68000 Family Volum 1, page 48. Prentice Hall, Englewood Cliffs, NJ, 1989."},{"key":"131314_CR9","doi-asserted-by":"crossref","DOI":"10.21236\/ADA604007","volume-title":"Aspects of Cache Memory and Instruction Buffer Performance","author":"M.D. Hill","year":"1987","unstructured":"Hill, M.D. Aspects of Cache Memory and Instruction Buffer Performance. PhD thesis, University of California, Berkeley, Nov. 1987."},{"key":"131314_CR10","unstructured":"Intel. Microprocessors Handbook. Intel Corporation, 1990."},{"key":"131314_CR11","doi-asserted-by":"crossref","unstructured":"Jouppi, N.P. Improving directed-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 364\u2013373, 1990.","DOI":"10.1109\/ISCA.1990.134547"},{"key":"131314_CR12","volume-title":"MIPS RISC Architecture","author":"G. Kane","year":"1992","unstructured":"Kane, G. and Heinrich, J. MIPS RISC Architecture. Prentice Hall, Englewood Cliffs, NJ, 1992."},{"key":"131314_CR13","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1016\/0012-365X(78)90011-0","volume":"23","author":"R.M. Karp","year":"1978","unstructured":"Karp, R.M. A characterization of the minimum cycle mean in a digraph. Discrete Mathematics, 23:309\u2013311, 1978.","journal-title":"Discrete Mathematics"},{"key":"131314_CR14","doi-asserted-by":"crossref","unstructured":"Kirk, D.B. SMART (Strategic Memory Allocation for Real-Time) cache design. In Proceedings of the 10th Real-Time Systems Symposium, pages 229\u2013237, 1989.","DOI":"10.1109\/REAL.1989.63574"},{"key":"131314_CR15","doi-asserted-by":"crossref","unstructured":"Klaiber, A.C. and Levy, H.M. Architecture for software-controlled data prefetching. In Proceedings of the 18th Annual International Symposium on Computer Architecture, pages 43\u201363, 1991.","DOI":"10.1145\/115952.115958"},{"key":"131314_CR16","doi-asserted-by":"crossref","unstructured":"Lim, S.-S., Bae, Y.H., Jang, G.T., Rhee, B.-D., Min, S.L., Park, C.Y., Shin, H., Park, K. and Kim, C.S. An accurate worst case timing analysis technique for RISC processors. In Proceedings of the 15th Real-Time Systems Symposium, pages 97\u2013108, 1994.","DOI":"10.1109\/REAL.1994.342726"},{"key":"131314_CR17","doi-asserted-by":"crossref","unstructured":"Liu, J.-C. and Lee, H.-J. Deterministic upperbounds of the worst-case execution times of cached programs. In Proceedings of the 15th Real-Time Systems Symposium, pages 182\u2013191, 1994.","DOI":"10.1109\/REAL.1994.342717"},{"key":"131314_CR18","doi-asserted-by":"crossref","unstructured":"Rau, B.R. and Rossman, G.E. The effect of instruction fetch strategies upon the performance of pipelined instruction units. In Proceedings of the 4th Annual International Symposium on Computer Architecture, pages 80\u201389, 1977.","DOI":"10.1145\/800255.810656"},{"key":"131314_CR19","unstructured":"Rawat, J. Static Analysis of Cache Performance for Real-Time Programming. Master's thesis, Iowa State University, 1993."},{"issue":"7","key":"131314_CR20","doi-asserted-by":"crossref","first-page":"875","DOI":"10.1109\/32.29487","volume":"15","author":"R.C. Shaw","year":"1989","unstructured":"Shaw, R.C. Reasoning about time in higher-level language software. IEEE Transactions On Software Engineering, 15(7):875\u2013889, July 1989.","journal-title":"IEEE Transactions On Software Engineering"},{"issue":"3","key":"131314_CR21","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","volume":"14","author":"A.J. Smith","year":"1982","unstructured":"Smith, A.J. Cache memories. ACM Computing Surveys, 14(3):473\u2013530, 1982.","journal-title":"ACM Computing Surveys"},{"key":"131314_CR22","doi-asserted-by":"crossref","unstructured":"Smith, A.J. Sequential program prefetching in memory hierarchies. IEEE Computer, pages 7\u201321, Dec. 1978.","DOI":"10.1109\/C-M.1978.218016"},{"key":"131314_CR23","unstructured":"Wolfe, A. Software-based cache partitioning for real-time applications. In Proceedings of the Third Workshop on Responsive Computer Systems, Sept. 1993."}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1007952919024.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1007952919024\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1007952919024.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,8]],"date-time":"2025-08-08T07:18:23Z","timestamp":1754637503000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1007952919024"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,7]]},"references-count":23,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1997,7]]}},"alternative-id":["131314"],"URL":"https:\/\/doi.org\/10.1023\/a:1007952919024","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"type":"print","value":"0922-6443"},{"type":"electronic","value":"1573-1383"}],"subject":[],"published":{"date-parts":[[1997,7]]}}}