{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:57:06Z","timestamp":1755223026689,"version":"3.43.0"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1997,3,1]],"date-time":"1997-03-01T00:00:00Z","timestamp":857174400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1997,3,1]],"date-time":"1997-03-01T00:00:00Z","timestamp":857174400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[1997,3]]},"DOI":"10.1023\/a:1007956226232","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T07:13:40Z","timestamp":1040541220000},"page":"207-220","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":18,"title":["Determining the Order of Processor Transactions in Statically Scheduled Multiprocessors"],"prefix":"10.1007","volume":"15","author":[{"given":"S.","family":"Sriram","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edward A.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1997,3,1]]},"reference":[{"key":"128012_CR1","unstructured":"E.A. Lee and D.G. Messerschmitt, \u201cStatic scheduling of synchronous dataflow programs for digital signal processing,\u201d IEEE Trans. on Computers, Vol. C-36, No. 2, Feb. 1982."},{"key":"128012_CR2","series-title":"Memorandum","volume-title":"Multiprocessor Scheduling to Account for Inter-processor Communication","author":"G.C. Sih","year":"1991","unstructured":"G.C. Sih, \u201cMultiprocessor Scheduling to Account for Inter-processor Communication,\u201d Ph.D. Thesis, Memorandum No. UCB\/ERL M91\/29, Electronics Research Laboratory, University of California at Berkeley, April 1991."},{"key":"128012_CR3","doi-asserted-by":"crossref","unstructured":"M. Lam, \u201cSoftware pipelining: An effective scheduling technique for VLIW machines,\u201d Proceedings of the SIGPLAN 1988 Conference on Programming Language Design and Implementation, pp. 318\u2013328, June 1988.","DOI":"10.1145\/53990.54022"},{"key":"128012_CR4","doi-asserted-by":"crossref","unstructured":"S.M.H. de Groot, S. Gerez, and O. Herrmann, \u201cRange-chart-guided iterative data-flow graph scheduling,\u201d IEEE Transactions on Circuits and Systems, pp. 351\u2013364, May 1992.","DOI":"10.1109\/81.139286"},{"issue":"2","key":"128012_CR5","doi-asserted-by":"publisher","first-page":"178","DOI":"10.1109\/12.73588","volume":"40","author":"K. Parhi","year":"1991","unstructured":"K. Parhi and D.G. Messerschmitt, \u201cStatic rate-optimal scheduling of iterative data-flow programs via optimum unfolding,\u201d IEEE Transactions on Computers, Vol. 40, No. 2, pp. 178\u2013194, Feb. 1991.","journal-title":"IEEE Transactions on Computers"},{"key":"128012_CR6","unstructured":"D.A. Schwartz and T.P. Barnwell III, \u201cCyclo-static solutions: Optimal multiprocessor realizations of recursive algorithms,\u201d VLSI Signal Processing II, IEEE Special Publications, pp. 117\u2013128, June 1985."},{"key":"128012_CR7","doi-asserted-by":"crossref","unstructured":"E.A. Lee and J.C. Bier, \u201cArchitectures for statically scheduled dataflow,\u201d Journal of Parallel and Distributed Computing, Vol. 10, pp. 333\u2013348, Dec. 1990.","DOI":"10.1016\/0743-7315(90)90034-M"},{"key":"128012_CR8","doi-asserted-by":"crossref","unstructured":"S. Sriram and E.A. Lee, \u201cDesign and implementation of an ordered memory access architecture,\u201d Proceedings of the International Conference on Acoustics Speech and Signal Processing, Vol. 1, pp. 345\u2013348, April 1993.","DOI":"10.1109\/ICASSP.1993.319126"},{"key":"128012_CR9","first-page":"155","volume":"4","author":"J.T. Buck","year":"1994","unstructured":"J.T. Buck, S. Ha, E.A. Lee, and D.G. Messerschmitt, \u201cPtolemy: A framework for simulating and prototyping heterogeneous systems,\u201d International Journal of Computer Simulation, Vol. 4, pp. 155\u2013182, Jan. 1994.","journal-title":"International Journal of Computer Simulation"},{"key":"128012_CR10","doi-asserted-by":"crossref","unstructured":"R. Lauwereins, M. Engels, J.A. Peperstraete, E. Steegmans, and J. Van Ginderdeuren, \u201cGRAPE: A CASE tool for digital signal parallel processing,\u201d IEEE ASSP Magazine, Vol. 7, No. 2, April. 1990.","DOI":"10.1109\/53.53031"},{"key":"128012_CR11","doi-asserted-by":"crossref","unstructured":"D.B. Powell, E.A. Lee, and W.C. Newman, \u201cDirect synthesis of optimized DSP assembly code from signal flow block diagrams,\u201d Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, San Francisco, March 1992.","DOI":"10.1109\/ICASSP.1992.226560"},{"key":"128012_CR12","doi-asserted-by":"crossref","unstructured":"S. Ritz, M. Pankert, and H. Meyr, \u201cHigh level software synthesis for signal processing systems,\u201d Proceedings of the International Conference on Application Specific Array Processors, Berkeley, Aug. 1992, pp. 679\u2013693.","DOI":"10.1109\/ASAP.1992.218536"},{"key":"128012_CR13","volume-title":"A Coupled Hardware and Software Architecture for Programmable DSPS","author":"E.A. Lee","year":"1986","unstructured":"E.A. Lee, \u201cA Coupled Hardware and Software Architecture for Programmable DSPS,\u201d Ph.D. Thesis, Department of Electrical Engineering and Computer Sciences, University of California Berkeley, May 1986."},{"issue":"2","key":"128012_CR14","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/54.82037","volume":"8","author":"J.M. Rabaey","year":"1991","unstructured":"J.M. Rabaey, C. Chu, P. Hoang, and M. Potkonjak, \u201cFast prototyping of datapath intensive architectures,\u201d IEEE Design and Test of Computers, Vol. 8, No. 2, pp. 40\u201351, June 1991.","journal-title":"IEEE Design and Test of Computers"},{"key":"128012_CR15","doi-asserted-by":"crossref","unstructured":"E.A. Lee and S. Ha, \u201cScheduling strategies for multiprocessor real-time DSP,\u201d Proceedings of the Globecom Conference, Dallas Texas, Nov. 1989, pp. 1279\u20131283.","DOI":"10.1109\/GLOCOM.1989.64160"},{"key":"128012_CR16","unstructured":"S. Borkar et al., \u201ciWarp: An integrated solution to high-speed parallel computing,\u201d Proceedings of Supercomputing 1988 Conference, Orlando, Florida, 1988."},{"issue":"3","key":"128012_CR17","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1007\/BF02120034","volume":"10","author":"L. Thiele","year":"1995","unstructured":"L. Thiele, \u201cResource constrained scheduling of uniform algorithms,\u201d Journal of VLSI Signal Processing, Vol. 10, No. 3, pp. 295\u2013310, Aug. 1995.","journal-title":"Journal of VLSI Signal Processing"},{"issue":"6","key":"128012_CR18","doi-asserted-by":"publisher","first-page":"841","DOI":"10.1287\/opre.9.6.841","volume":"9","author":"T.C. Hu","year":"1961","unstructured":"T.C. Hu, \u201cParallel sequencing and assembly line problems,\u201d Operations Research, Vol. 9, No. 6, pp. 841\u2013848, Nov. 1961.","journal-title":"Operations Research"},{"issue":"3","key":"128012_CR19","doi-asserted-by":"publisher","first-page":"367","DOI":"10.1145\/212094.212131","volume":"27","author":"V.H. Allan","year":"1995","unstructured":"V.H. Allan, R.B. Jones, R.M. Lee, and S.J. Allan, \u201cSoftware pipelining,\u201d ACM Computing Surveys, Vol. 27, No. 3 pp. 367\u2013432, Sept. 1995.","journal-title":"ACM Computing Surveys"},{"key":"128012_CR20","volume-title":"Synthesis and Optimization of Digital Circuits","author":"G. De Micheli","year":"1994","unstructured":"G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw Hill Inc., New Jersey, 1994."},{"key":"128012_CR21","doi-asserted-by":"publisher","first-page":"592","DOI":"10.1016\/0743-7315(87)90032-3","volume":"4","author":"S.Y. Kung","year":"1987","unstructured":"S.Y. Kung, P. Lewis, and S.C. Lo, \u201cPerformance analysis and optimization of VLSI dataflow arrays,\u201d Journal of Parallel and Distributed Computing, Vol. 4, pp. 592\u2013618, 1987.","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"128012_CR22","volume-title":"Synchronization and Linearity","author":"F. Baccelli","year":"1992","unstructured":"F. Baccelli, G. Cohen, G.J. Olsder, and J.-P. Quadrat, Synchronization and Linearity, John Wiley & Sons Inc., New York, 1992."},{"issue":"4","key":"128012_CR23","doi-asserted-by":"publisher","first-page":"590","DOI":"10.1145\/321479.321485","volume":"15","author":"R. Reiter","year":"1968","unstructured":"R. Reiter, \u201cScheduling parallel computations,\u201d Journal of the Association for Computing Machinery, Vol. 15, No. 4, pp. 590\u2013599, Oct. 1968.","journal-title":"Journal of the Association for Computing Machinery"},{"key":"128012_CR24","volume-title":"Petri Net Theory and the Modelling of Systems","author":"J.L. Peterson","year":"1981","unstructured":"J.L. Peterson, Petri Net Theory and the Modelling of Systems, Prentice-Hall Inc., Englewood Cliffs, New Jersey, 1981."},{"key":"128012_CR25","first-page":"65","volume-title":"Combinatorial Optimization: Networks and Matroids","author":"E.L. Lawler","year":"1976","unstructured":"E.L. Lawler, Combinatorial Optimization: Networks and Matroids, Holt, Rinehart and Winston, New York, pp. 65\u201380, 1976."},{"key":"128012_CR26","unstructured":"T.H. Cormen, C.E. Leiserson, and R.L. Rivest, Introduction to Algorithms, The MIT Press and the McGraw Hill Book Company, Sixth printing, Chapter 25, pp. 542\u2013543, 1992."},{"key":"128012_CR27","doi-asserted-by":"crossref","unstructured":"S.K. Rao and T. Kailath, \u201cRegular iterative algorithms and their implementation on processor arrays,\u201d Proceedings of the IEEE, Vol. 76, No. 3, 1988.","DOI":"10.1109\/5.4402"},{"issue":"8","key":"128012_CR28","doi-asserted-by":"publisher","first-page":"814","DOI":"10.1109\/71.298207","volume":"5","author":"A. Darte","year":"1994","unstructured":"A. Darte and Y. Robert, \u201cConstructive methods for scheduling uniform loop nests,\u201d IEEE Transactions on Parallel and Distributed Systems, Vol. 5, No. 8, pp. 814\u2013822, Aug. 1994.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1007956226232.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1007956226232\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1007956226232.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:57:43Z","timestamp":1754906263000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1007956226232"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,3]]},"references-count":28,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1997,3]]}},"alternative-id":["128012"],"URL":"https:\/\/doi.org\/10.1023\/a:1007956226232","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1997,3]]},"assertion":[{"value":"1 March 1997","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}