{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:56:13Z","timestamp":1755222973694,"version":"3.43.0"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1997,3,1]],"date-time":"1997-03-01T00:00:00Z","timestamp":857174400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1997,3,1]],"date-time":"1997-03-01T00:00:00Z","timestamp":857174400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[1997,3]]},"DOI":"10.1023\/a:1007959127141","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T07:13:40Z","timestamp":1040541220000},"page":"233-245","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["Novel Radix Finite Field Multiplier for GF(2m)"],"prefix":"10.1007","volume":"15","author":[{"given":"M.C.","family":"Mekhallalati","sequence":"first","affiliation":[]},{"given":"A.S.","family":"Ashur","sequence":"additional","affiliation":[]},{"given":"M.K.","family":"Ibrahim","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[1997,3,1]]},"reference":[{"issue":"7","key":"128014_CR1","doi-asserted-by":"publisher","first-page":"796","DOI":"10.1109\/31.135751","volume":"38","author":"C.L. Wang","year":"1991","unstructured":"C.L. Wang and J.L. Lin, \u201cSystolic array implementation of multipliers for finite fields,\u201d IEEE Transaction on Circuit and Systems, Vol. 38, No. 7, pp. 796\u2013800, July 1991.","journal-title":"IEEE Transaction on Circuit and Systems"},{"key":"128014_CR2","doi-asserted-by":"crossref","unstructured":"S.K. Jain and K.K. Parhi, \u201cLow latency standard basis GF(2M) multiplier and squarer architectures,\u201d Proc. of the IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP'95, pp. 2747\u20132750.","DOI":"10.1109\/ICASSP.1995.480130"},{"issue":"6","key":"128014_CR3","doi-asserted-by":"publisher","first-page":"1177","DOI":"10.1109\/18.45274","volume":"35","author":"M. Morii","year":"1989","unstructured":"M. Morii, M. Kasahara, and D. Whiting, \u201cEfficient bit-serial multiplication and the discrete-time Winer-Hopf equation over finite fields,\u201d IEEE Transactions on Information Theory, Vol. 35, No. 6, pp. 1177\u20131183, Nov. 1989.","journal-title":"IEEE Transactions on Information Theory"},{"key":"128014_CR4","volume-title":"Algebric Coding Theory","author":"E.R. Berlekemp","year":"1968","unstructured":"E.R. Berlekemp, Algebric Coding Theory, McGraw-Hill, New York, 1968."},{"key":"128014_CR5","volume-title":"The Theory of Error-Correcting Codes","author":"F.J. Mc-Williams","year":"1977","unstructured":"F.J. Mc-Williams and N.J. Sloane, The Theory of Error-Correcting Codes, North-Holland, New York, 1977."},{"key":"128014_CR6","volume-title":"Error-Correcting Codes","author":"W.W. Peterson","year":"1972","unstructured":"W.W. Peterson and E.J. Weldon, Jr., Error-Correcting Codes, MIT Press, Cambridge, MA, 1972."},{"issue":"4","key":"128014_CR7","first-page":"185","volume":"140","author":"M.K. Ibrahim","year":"1993","unstructured":"M.K. Ibrahim, \u201cRadix-2n multiplier structure: A structured design methodology,\u201d IEE Proc., Pt-E, Vol. 140, No. 4, pp. 185\u2013190, July 1993.","journal-title":"IEE Proc., Pt-E"},{"key":"128014_CR8","doi-asserted-by":"publisher","first-page":"357","DOI":"10.1109\/TC.1984.1676441","volume":"C-33","author":"C.S. Yeh","year":"1984","unstructured":"C.S. Yeh, I.S. Reed, and T.K. Troung \u201cSystolic multipliers for finite field GF(2m),\u201d IEEE Transaction on Computers, Vol. C-33, pp. 357\u2013360, April 1984.","journal-title":"IEEE Transaction on Computers"},{"key":"128014_CR9","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1007\/BF02407028","volume":"10","author":"C.W. Wu","year":"1995","unstructured":"C.W. Wu and M.K. Chang, \u201cBit-level systolic arrays for finite-field multiplication,\u201d Journal of VLSI Signal Processing, Vol. 10, pp. 85\u201392, 1995.","journal-title":"Journal of VLSI Signal Processing"},{"issue":"6","key":"128014_CR10","doi-asserted-by":"publisher","first-page":"749","DOI":"10.1109\/12.2216","volume":"37","author":"B.B. Zhou","year":"1988","unstructured":"B.B. Zhou, \u201cA new bit-serial systolic multiplier over GF(2m),\u201d IEEE Transaction on Computers, Vol. 37, No. 6, pp. 749\u2013751, June 1988.","journal-title":"IEEE Transaction on Computers"},{"key":"128014_CR11","doi-asserted-by":"publisher","first-page":"2000","DOI":"10.1109\/ISCAS.1995.523814","volume":"3","author":"S.T. Fenn","year":"1995","unstructured":"S.T. Fenn, M. Benaissa, and D. Taylor, \u201cBit-serial Dual basis systolic multiplication for GF(2m),\u201d Proc. IEEE International Symposium on Circuits and Systems, ICAS'95, Vol. 3, pp. 2000\u20132003, 1995.","journal-title":"Proc. IEEE International Symposium on Circuits and Systems"},{"issue":"8","key":"128014_CR12","doi-asserted-by":"publisher","first-page":"972","DOI":"10.1109\/12.156540","volume":"41","author":"M.A. Hasan","year":"1992","unstructured":"M.A. Hasan and V.K. Bharagava, \u201cBit-serial systolic divider and multiplier for Finite Fields GF(2m),\u201d IEEE Transaction on Computers, Vol. 41, No. 8, pp. 972\u2013980, Aug. 1992.","journal-title":"IEEE Transaction on Computers"},{"issue":"1","key":"128014_CR13","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/JSAC.1986.1146305","volume":"SAC-4","author":"P.A. Scott","year":"1986","unstructured":"P.A. Scott, S.E. Taveres, and L.E. Peppard, \u201cA fast VLSI multiplier for GF(2m),\u201d IEEE Journal on Selected Areas in Communication, Vol. SAC-4, No. 1, pp. 62\u201365, Jan. 1986.","journal-title":"IEEE Journal on Selected Areas in Communication"},{"issue":"6","key":"128014_CR14","first-page":"336","volume":"135","author":"S. Bandyopadhyay","year":"1988","unstructured":"S. Bandyopadhyay and A. Sengupta, \u201cAlgorithms for multiplication in Galois field for implementation using systolic arrays,\u201d IEE. Proc., Pt-E, Vol. 135, No. 6, pp. 336\u2013339, Nov. 1988.","journal-title":"IEE. Proc., Pt-E"},{"issue":"3","key":"128014_CR15","first-page":"230","volume":"139","author":"M.A. Hasan","year":"1992","unstructured":"M.A. Hasan and V.K. Bharagava, \u201cDivision and bit-serial multiplication over GF(qm),\u201d IEE Proc. Pt-E, Vol. 139, No. 3, pp. 230\u2013236, May 1992.","journal-title":"IEE Proc. Pt-E"},{"issue":"3","key":"128014_CR16","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1109\/12.485570","volume":"45","author":"S.T. Fenn","year":"1996","unstructured":"S.T. Fenn, M. Benaissa, and D. Taylor, \u201cGF(2m) Multiplication and division over the dual basis,\u201d IEEE Transaction on Computers, Vol. 45, No. 3, pp. 319\u2013327, March 1996.","journal-title":"IEEE Transaction on Computers"},{"issue":"22","key":"128014_CR17","doi-asserted-by":"publisher","first-page":"1893","DOI":"10.1049\/el:19951303","volume":"31","author":"S.T. Fenn","year":"1995","unstructured":"S.T. Fenn, M. Benaissa, and D. Taylor, \u201cBit-serial Berlkamp-like multipliers for GF(2m),\u201d Electronics Letters, Vol. 31, No. 22, pp.1893\u20131894, Oct. 1995.","journal-title":"Electronics Letters"},{"key":"128014_CR18","volume-title":"Computer Arithmetic: Principle, Architecture, and Design","author":"K. Hwang","year":"1979","unstructured":"K. Hwang, Computer Arithmetic: Principle, Architecture, and Design, John Wiley & Sons, New York, 1979."},{"issue":"6","key":"128014_CR19","doi-asserted-by":"publisher","first-page":"735","DOI":"10.1109\/12.2212","volume":"37","author":"I.S. Hsu","year":"1988","unstructured":"I.S. Hsu, T.K. Truong, L.J. Deutsh, and I.S. Reed, \u201cA comparison of VLSI architecture of finite field multipliers using dual, normal, or standard bases,\u201d IEEE Transaction on Computers, Vol. 37, No. 6, pp. 735\u2013739, June 1988.","journal-title":"IEEE Transaction on Computers"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1007959127141.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1007959127141\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1007959127141.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:27:59Z","timestamp":1754904479000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1007959127141"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,3]]},"references-count":19,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1997,3]]}},"alternative-id":["128014"],"URL":"https:\/\/doi.org\/10.1023\/a:1007959127141","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1997,3]]},"assertion":[{"value":"1 March 1997","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}