{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:23:20Z","timestamp":1755221000650,"version":"3.43.0"},"reference-count":13,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[1998,9,1]],"date-time":"1998-09-01T00:00:00Z","timestamp":904608000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1998,9,1]],"date-time":"1998-09-01T00:00:00Z","timestamp":904608000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Real-Time Systems"],"published-print":{"date-parts":[[1998,9]]},"DOI":"10.1023\/a:1008041928774","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T07:45:23Z","timestamp":1040543123000},"page":"131-148","source":"Crossref","is-referenced-by-count":4,"title":["Low-Power Design for Real-Time Systems"],"prefix":"10.1007","volume":"15","author":[{"given":"Sheng-Tzong","family":"Cheng","sequence":"first","affiliation":[]},{"given":"Chia-Mei","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Jing-Wen","family":"Hwang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"166137_CR1","doi-asserted-by":"crossref","unstructured":"Athas, W. C., Svensson, L., Koller, J. G., Tzartzanis, N., and Chou, E. 1994. Low-power digital systems based on adiabatic-switching principles. IEEE Transactions on VLSI Systems 2(4).","DOI":"10.1109\/92.335009"},{"key":"166137_CR2","doi-asserted-by":"crossref","unstructured":"Alidina, M., Monteiro, J., Devadas, S., Ghosh, A., and Papaefthymiou, M. 1994. Precomputation-based sequential logic optimization for low power. IEEE Transactions on VLSI Systems 2(4).","DOI":"10.1109\/92.335011"},{"key":"166137_CR3","doi-asserted-by":"crossref","unstructured":"Cong, J., and Koh, C. 1994. Simultaneous driver and wire sizing for performance and power optimization. IEEE Transactions on VLSI Systems 2(4).","DOI":"10.1109\/92.335010"},{"key":"166137_CR4","doi-asserted-by":"crossref","unstructured":"Gerber, R., and Hong, S. 1993. Semantics-based compiler transformations for enhanced schedulability. In Proc. of 14\n\n                    th\n                  \nIEEE Real-Time Systems Symposium, pp. 232\u2013242.","DOI":"10.1109\/REAL.1993.393495"},{"key":"166137_CR5","unstructured":"Lee, T. C., Tiwari, V., Malik, S., and Fujita, M. Power analysis and minimization techniques for embedded DSP software. IEEE Transactions on VLSI Systems."},{"key":"166137_CR6","doi-asserted-by":"crossref","unstructured":"Najm, F. N. 1994. A survey of power estimation techniques in VLSI circuits. IEEE Transactions on VLSI Systems 2(4).","DOI":"10.1109\/92.335013"},{"key":"166137_CR7","doi-asserted-by":"crossref","unstructured":"Nielsen, L. S., Niessen, C., Sparso, J., and Berkel, K. 1994. Low-power operation using self-timed circuits and adaptive scaling of the supply voltage. IEEE Transactions on VLSI Systems 2(4).","DOI":"10.1109\/92.335008"},{"key":"166137_CR8","volume-title":"Parametric scheduling for hard real-time systems","author":"M. C. Saksena","year":"1994","unstructured":"Saksena, M. C. 1994. Parametric scheduling for hard real-time systems. Dissertation of Ph.D., University of Maryland, College Park, MD."},{"key":"166137_CR9","unstructured":"Saksena, M. C., Silva, J., and Agrawala, A. 1994. Design and implementation of Maruti-II. In Sang Son, Editor, Principles of Real-Time Systems. Prentice Hall. Also available as CS-TR-2845, University of Maryland."},{"key":"166137_CR10","unstructured":"Su, L., Tsui, C. Y., and Despain, A. M. 1994. Low power architecture design and compilation techniques for high-performance processors. In IEEE COMPCON."},{"key":"166137_CR11","doi-asserted-by":"crossref","unstructured":"Tiwari, V., Malik, S., and Wolfe, A. 1994. Power analysis of embedded software: A first step towards software power minimization. IEEE Transactions on VLSI Systems.","DOI":"10.1109\/92.335012"},{"key":"166137_CR12","volume-title":"The International Conference on VLSI Design","author":"V. Tiwari","year":"1996","unstructured":"Tiwari, V., Malik, S., Wolfe, A., and Lee, M. T. 1996. Instruction level power analysis and optimization of software. The International Conference on VLSI Design, Banglore, India."},{"key":"166137_CR13","doi-asserted-by":"crossref","unstructured":"Tiwari, V., and Lee, M. 1997. Power analysis of a 32-bit embedded microcontroller. To appear in the VLSI Design Journal.","DOI":"10.1155\/1998\/89432"}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008041928774.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008041928774\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008041928774.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,8]],"date-time":"2025-08-08T07:12:06Z","timestamp":1754637126000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008041928774"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,9]]},"references-count":13,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1998,9]]}},"alternative-id":["166137"],"URL":"https:\/\/doi.org\/10.1023\/a:1008041928774","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"type":"print","value":"0922-6443"},{"type":"electronic","value":"1573-1383"}],"subject":[],"published":{"date-parts":[[1998,9]]}}}