{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T14:57:38Z","timestamp":1764687458615,"version":"3.43.0"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[1999,6,1]],"date-time":"1999-06-01T00:00:00Z","timestamp":928195200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,6,1]],"date-time":"1999-06-01T00:00:00Z","timestamp":928195200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[1999,6]]},"DOI":"10.1023\/a:1008052406396","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T07:45:23Z","timestamp":1040543123000},"page":"151-166","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":126,"title":["Synthesis of Embedded Software from Synchronous Dataflow Specifications"],"prefix":"10.1007","volume":"21","author":[{"given":"Shuvra S.","family":"Bhattacharyya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen K.","family":"Murthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edward A.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1999,6,1]]},"reference":[{"key":"230137_CR1","unstructured":"J.T. Buck, S. Ha, E.A. Lee, and D.G. Messerschmitt, \"Ptolemy: A framework for simulating and prototyping heterogeneous systems,\" International Journal of Computer Simulation, Vol. 4, April 1994."},{"issue":"2","key":"230137_CR2","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/53.53031","volume":"7","author":"R. Lauwereins","year":"1990","unstructured":"R. Lauwereins, M. Engels, J.A. Peperstraete, E. Steegmans, and J. Van Ginderdeuren, \"GRAPE: A CASE tool for digital signal parallel processing,\" IEEE ASSP Magazine, Vol. 7, No. 2, pp. 32\u201343, April 1990.","journal-title":"IEEE ASSP Magazine"},{"issue":"11","key":"230137_CR3","doi-asserted-by":"publisher","first-page":"1751","DOI":"10.1109\/29.46557","volume":"37","author":"E.A. Lee","year":"1989","unstructured":"E.A. Lee, W.H. Ho, E. Goei, J. Bier, and S.S. Bhattacharyya, \"Gabriel: A design environment for DSP,\" IEEE Transactions on Acoustics; Speech; and Signal Processing, Vol. 37, No. 11, pp. 1751\u20131762, Nov. 1989.","journal-title":"IEEE Transactions on Acoustics; Speech; and Signal Processing"},{"key":"230137_CR4","unstructured":"D.R. O'Hallaron, The Assign Parallel Program Generator, Memorandum CMU-CS-91\u2013141, School of Computer Science, Carnegie Mellon University, May 1991."},{"key":"230137_CR5","doi-asserted-by":"crossref","unstructured":"S. Ritz, S. Pankert, and H. Meyr, \"High level software synthesis for signal processing systems,\" Proceedings of the International Conference on Application Specific Array Processors, Berkeley, pp. 679\u2013693, Aug. 1992.","DOI":"10.1109\/ASAP.1992.218536"},{"key":"230137_CR6","doi-asserted-by":"publisher","first-page":"965","DOI":"10.1109\/ICASSP.1990.116027","volume":"2","author":"M. Veiga","year":"1990","unstructured":"M. Veiga, J. Parera, and J. Santos, \"Programming DSP systems on multiprocessor architectures,\" Proceedings of the International Conference on Acoustics; Speech; and Signal Processing, Albuquerque, Vol. 2, pp. 965\u2013968, April 1990.","journal-title":"Proceedings of the International Conference on Acoustics; Speech; and Signal Processing, Albuquerque"},{"key":"230137_CR7","unstructured":"V. Zivojnovic, H. Schraut, M.Willems, and R. Schoenen, \"DSPs, GPPs, and multimedia applications\u2013an evaluation using DSPStone,\" Proceedings of ICSPAT, Nov. 1995."},{"key":"230137_CR8","unstructured":"P. Marwedel and G. Goossens <nt>(Eds.)<\/nt>, Code Generation for Embedded Processors, Kluwer Academic Publishers, 1995."},{"key":"230137_CR9","doi-asserted-by":"crossref","unstructured":"E.A. Lee and D.G. Messerschmitt, \"Synchronous dataflow,\" Proceedings of the IEEE, Sep. 1987.","DOI":"10.1109\/PROC.1987.13876"},{"key":"230137_CR10","doi-asserted-by":"crossref","unstructured":"P.K. Murthy, S.S. Bhattacharyya, and E.A. Lee, \"Combined code and data minimization for synchronous dataflow programs,\" Journal of Formal Methods in System Design, July 1997.","DOI":"10.1023\/A:1008633809454"},{"key":"230137_CR11","unstructured":"P. Vaidyanathan, Multirate Systems and Filter Banks, Prentice Hall, 1993."},{"key":"230137_CR12","doi-asserted-by":"crossref","unstructured":"S.S. Bhattacharyya and E.A. Lee, \"Looped schedules for dataflowdescriptions of multirate signal processing algorithms,\" Journal of Formal Methods in System Design, Vol. 5, No. 3, Dec. 1994.","DOI":"10.1007\/BF01383830"},{"issue":"3","key":"230137_CR13","doi-asserted-by":"publisher","first-page":"138","DOI":"10.1109\/81.376876","volume":"42","author":"S.S. Bhattacharyya","year":"1995","unstructured":"S.S. Bhattacharyya, J.T. Buck, S. Ha, and E.A. Lee, \"Generating compact code from dataflow specifications of multirate signal processing algorithms,\" IEEE Transactions on Circuits and Systems\u2013I: Fundamental Theory and Applications, Vol. 42, No. 3, pp. 138\u2013150, March 1995.","journal-title":"IEEE Transactions on Circuits and Systems\u2013I: Fundamental Theory and Applications"},{"key":"230137_CR14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-1389-2","volume-title":"Software Synthesis from Dataflow Graphs","author":"S.S. Bhattacharyya","year":"1996","unstructured":"S.S. Bhattacharyya, P.K. Murthy, and E.A. Lee, Software Synthesis from Dataflow Graphs, Kluwer Academic Publishers, Norwell, MA, 1996."},{"key":"230137_CR15","doi-asserted-by":"crossref","unstructured":"S.S. Bhattacharyya, P.K. Murthy, and E.A. Lee, \"APGAN and RPMC: complementary heuristics for translating DSP block diagrams into efficient software implementations,\" Journal of Design Automation for Embedded Systems, Jan. 1997.","DOI":"10.1023\/A:1008806425898"},{"issue":"2","key":"230137_CR16","doi-asserted-by":"publisher","first-page":"291","DOI":"10.1002\/j.1538-7305.1970.tb01770.x","volume":"49","author":"B.W. Kernighan","year":"1970","unstructured":"B.W. Kernighan and S. Lin, \"An efficient heuristic procedure for partitioning graphs,\" Bell System Technical Journal, Vol. 49, No. 2, pp. 291\u2013308, Feb. 1970.","journal-title":"Bell System Technical Journal"},{"key":"230137_CR17","unstructured":"T.H. Cormen, C.E. Leiserson, and R.L. Rivest, Introduction to Algorithms, McGraw-Hill, 1990."},{"key":"230137_CR18","unstructured":"S. Majumdar, S.C. Nandy, and B.B. Bhattacharyya, \"Partitioning VLSI floorplans by staircase channels for global routing,\" VLSI Design 1998, Chennai, India, Jan. 1998."},{"key":"230137_CR19","volume-title":"Scheduling techniques for synchronous and multidimensional synchronous dataflow","author":"P.K. Murthy","year":"1996","unstructured":"P.K. Murthy, \"Scheduling techniques for synchronous and multidimensional synchronous dataflow,\" Ph.D. thesis, Technical Memorandum UCB\/ERL M96\/79, Electronics Research Laboratory, University of California, Berkeley, CA 94720, Dec. 1996."},{"key":"230137_CR20","unstructured":"E.A. Lee, \"Multidimensional streams rooted in dataflow,\" Proceedings of the IFIP Working Conference on Architectures and Compilation Techniques for Fine and Medium Grained Parallelism, Orlando, Jan. 1993."},{"key":"230137_CR21","unstructured":"M.C. Chen, \"Developing a multidimensional synchronous dataflow domain in Ptolemy,\" MS Report, UC Berkeley, June 1994."},{"key":"230137_CR22","volume-title":"VLSI Array Processors","author":"P.S.Y. Kung","year":"1988","unstructured":"P.S.Y. Kung, VLSI Array Processors, Prentice-Hall, Englewood Cliffs, New Jersey, 1988."},{"key":"230137_CR23","series-title":"Technical report","volume-title":"Optimum vectorization of scalable synchronous dataflow graphs","author":"S. Ritz","year":"1993","unstructured":"S. Ritz, S. Pankert, and H. Meyr, \"Optimum vectorization of scalable synchronous dataflow graphs,\" Technical report IS2\/DSP93.1a, Aachen University of Technology, Germany, Jan. 1993."},{"key":"230137_CR24","unstructured":"M.Wolfe, Optimizing Supercompilers for Supercomputers, MIT Press, 1989."},{"key":"230137_CR25","doi-asserted-by":"crossref","unstructured":"M.E. Wolf and M.S. Lam, \"A data locality optimizing algorithm,\" ACM Conference on Programming Language Design and Implementation, San Francisco, California, June 1991.","DOI":"10.1145\/113445.113449"},{"key":"230137_CR26","unstructured":"M. Ade, R. Lauwereins, and J.A. Peperstraete, \"Buffer memory requirements in DSP applications,\" presented at IEEEWorkshop on Rapid System Prototyping, Grenoble, June 1994."},{"key":"230137_CR27","unstructured":"R. Lauwereins, P.Wauters, M. Ade, and J.A. Peperstraete, \"Geometric parallelism and cyclo-static dataflow in GRAPE-II,\" IEEE Workshop on Rapid System Prototyping, June 1994."},{"key":"230137_CR28","unstructured":"S.R. Govindarajan, G.R. Gao, and P. Desai, \"Minimizing memory requirements in rate-optimal schedules,\" Proceedings of the International Conference on Application Specific Array Processors, Aug. 1994."},{"key":"230137_CR29","unstructured":"M.R. Garey and D.S. Johnson, Computers and Intractability\u2013A Guide to the Theory of NP-Completeness, Freeman, 1979."},{"key":"230137_CR30","doi-asserted-by":"crossref","unstructured":"E.A. Lee and T.M. Parks, \"Dataflow process networks,\" Proceedings of the IEEE, Vol. 83, No. 5, May 1995.","DOI":"10.1109\/5.381846"},{"key":"230137_CR31","unstructured":"H. Zima and B. Chapman, Supercompilers for Parallel and Vector Computers, ACM Press, 1990."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008052406396.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008052406396\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008052406396.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:38:55Z","timestamp":1754905135000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008052406396"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,6]]},"references-count":31,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1999,6]]}},"alternative-id":["230137"],"URL":"https:\/\/doi.org\/10.1023\/a:1008052406396","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1999,6]]},"assertion":[{"value":"1 June 1999","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}