{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:57:02Z","timestamp":1755223022423,"version":"3.43.0"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2001,5,1]],"date-time":"2001-05-01T00:00:00Z","timestamp":988675200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2001,5,1]],"date-time":"2001-05-01T00:00:00Z","timestamp":988675200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[2001,5]]},"DOI":"10.1023\/a:1008115306599","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T08:17:47Z","timestamp":1040545067000},"page":"97-113","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["Development of a Run-Time Reconfiguration System with Low Reconfiguration Overhead"],"prefix":"10.1007","volume":"28","author":[{"given":"J.P.","family":"Heron","sequence":"first","affiliation":[]},{"given":"R.","family":"Woods","sequence":"additional","affiliation":[]},{"given":"S.","family":"Sezer","sequence":"additional","affiliation":[]},{"given":"R.H.","family":"Turner","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,5,1]]},"reference":[{"key":"320369_CR1","doi-asserted-by":"crossref","unstructured":"G.R. Goslin, \u201cA Guide to Using Field Programmable Gate Ar-rays (FPGAs) for Application-Specific Digital Signal Processing Performance, \u201d in Proceedings of the SPIE, High Speed Com-puting, Digital Signal Processing and Filtering using Reconfig-urable Logic, J. Schewel, P.M. Athanas, V.M. Bove, Jr., and J. Watson (Eds.), Boston, MA, Nov. 1996, pp. 321\u2013331.","DOI":"10.1117\/12.255830"},{"key":"320369_CR2","doi-asserted-by":"crossref","unstructured":"J.D. Hadley and B. Hutchings, \u201cDesign Methodologies for Par-tially Reconfigured Systems, \u201d in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa, USA, April 1995, pp. 78\u201384.","DOI":"10.1109\/FPGA.1995.477412"},{"key":"320369_CR3","doi-asserted-by":"crossref","unstructured":"R. Woods, D. Trainor, and J.P. Heron, \u201cApplying an XC6200 to Real-Time Image Processing, \u201d IEEE Design And Test of Computers, Special Edition on FPGAs, Jan.\u2013Mar. 1998, pp. 30\u201338.","DOI":"10.1109\/54.655180"},{"key":"320369_CR4","doi-asserted-by":"crossref","unstructured":"C.F.N. Cowan, R.F. Woods, J.P. Heron, P. Power, and F.J. Sweeney, \u201cAdvances in Adaptive Signal Processing: Totally Adaptive Systems, \u201d in Proceedings of the IFAC Workshop on ACSP, University of Strathclyde, Aug. 1998, pp. 221\u2013230.","DOI":"10.1016\/S1474-6670(17)35941-4"},{"key":"320369_CR5","unstructured":"XC6200 FPGA Family Data Sheet, Xilinx Inc.1997."},{"key":"320369_CR6","unstructured":"Atmel 40K Family Data Sheet, Atmel Inc. 1997."},{"key":"320369_CR7","doi-asserted-by":"crossref","unstructured":"S.M. Scalera and J.R. Vazquez, \u201cThe Design and Implementation of a Context Switching FPGA, \u201d in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa, USA, April 1998, pp. 78\u201385.","DOI":"10.1109\/FPGA.1998.707884"},{"key":"320369_CR8","unstructured":"J. McHenry, P. Dowd, T. Carrozi, F. Pellegrino, and W. Cocks, \u201cAn FPGA-Based Coprocessor for ATMFirewalls, \u201d in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa, USA, April 1997, pp. 45\u201354."},{"key":"320369_CR9","doi-asserted-by":"crossref","unstructured":"N. Shirazi, W. Luk, and P. Cheung, \u201cAutomating Production of Run-Time Reconfigurable Designs, \u201d in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa, USA, April 1998, pp. 147\u2013156.","DOI":"10.1109\/FPGA.1998.707892"},{"key":"320369_CR10","doi-asserted-by":"crossref","unstructured":"S. Hauck, Z. Li, and E. Schwabe, \u201cConfiguration Compression for the Xilinx XC6200 FPGA, \u201d in Proceedings of the IEEE. Symposium on FPGAs for Custom Computing Machines, Napa, USA, April 1998, pp. 138\u2013146.","DOI":"10.1109\/FPGA.1998.707891"},{"key":"320369_CR11","doi-asserted-by":"crossref","unstructured":"J.D. Hadley and B. Hutchings, \u201cDesign Methodologies for Par-tially Reconfigured Systems, \u201d in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa, USA, April 1995, pp. 78\u201384.","DOI":"10.1109\/FPGA.1995.477412"},{"key":"320369_CR12","unstructured":"J. Villasenor and W.H. Mangione-Smith, \u201cConfigurable Computing, \u201d Scientific America, June 1997, pp. 54\u201359."},{"key":"320369_CR13","unstructured":"J. Burns, A. Donlin, J. Hogg, S. Singh, and M. de Wit, \u201cA Dy-namic Reconfiguration Run-Time System, \u201d in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa, USA, April 1997, pp. 82\u201391."},{"key":"320369_CR14","unstructured":"W. Luk, S. Guo, N. Shirazi, and N. Zhuang, \u201cA Framework for Developing Parameterised FPGA Libraries, \u201d in Proceedings of the 6th Int'l Workshop on Field Programmable Logic and Applications, Lecture Notes in Computer Science 1142, Darmstadt, Germany: Springer-Verlag, pp. 327\u2013336."},{"issue":"2","key":"320369_CR15","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1109\/92.678880","volume":"6","author":"M. Wirthlin","year":"1998","unstructured":"M. Wirthlin and B. Hutchings, \u201cImproving Functional Density Using Run-Time Circuit Reconfiguration, \u201d IEEE Transactions on Very Large Scale Integration Systems, vol. 6, no.2, 1998, pp. 247\u2013256.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"320369_CR16","doi-asserted-by":"crossref","unstructured":"G. Brebner, \u201cA Virtual Hardware Operating System for the Xilinx XC6200, \u201d in Proc.of the 6th Int'l Workshop on Field Pro-grammable Logic and Applications, Lecture Notes in Computer Science 1142, Darmstadt, Germany: Springer-Verlag, 1996, pp. 327\u2013336.","DOI":"10.1007\/3-540-61730-2_35"},{"key":"320369_CR17","doi-asserted-by":"crossref","unstructured":"T. Kean, B. New, and B. Slous, \u201cA Constant Coefficient Multiplier for the XC6200, \u201d in Proceedings of the 6th International Workshop on Field Programmable Logic and Applications, Lecture Notes in Computer Science 1142, Darmstadt, Germany: Springer-Verlag, Sep. 1996, pp. 230\u2013236.","DOI":"10.1007\/3-540-61730-2_24"},{"key":"320369_CR18","doi-asserted-by":"crossref","unstructured":"W. Luk, N. Shirazi, S. Guo, and P. Cheung, \u201cPipeline Morphing and Virtual Pipelines, \u201d in Proceedings of the 7th International Workshop on Field Programmable Logic and Applications, Lecture Notes in Computer Science 1304, London, UK: Springer-Verlag, Sep. 1997, pp. 111\u2013120.","DOI":"10.1007\/3-540-63465-7_216"},{"key":"320369_CR19","doi-asserted-by":"crossref","unstructured":"M. Rencher and B.L. Hutchings, \u201cAutomated Target Recognition on Splash 2, \u201d in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa, USA, April 1997, pp. 192\u2013200.","DOI":"10.1109\/FPGA.1997.624619"},{"key":"320369_CR20","unstructured":"G. Brebner, \u201cThe Swappable Logic Unit: AParadigm for Virtual Hardware, \u201d in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa, USA, April 1997, pp. 95\u2013104."},{"key":"320369_CR21","unstructured":"W. Luk, N. Shirazi, and P. Cheung, \u201cCompilation Tools for Run-Time Reconfigurable Designs, \u201d in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa, USA, April 1997, pp. 72\u201381."},{"key":"320369_CR22","doi-asserted-by":"crossref","unstructured":"R. Hudson, D. Lehn, and P. Athanas, \u201cA Run Time Reconfigurable Engine for Image Interpolation, \u201d in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa, USA, April 1998, pp. 88\u201395.","DOI":"10.1109\/FPGA.1998.707886"},{"key":"320369_CR23","doi-asserted-by":"crossref","unstructured":"S. Sezer, J. Heron, R. Woods, R. Turner, and A. Marshall, \u201cFast Partial Reconfiguration for FCCMs, \u201d in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa, USA, April 1998, pp. 318\u2013319.","DOI":"10.1109\/FPGA.1998.707934"},{"key":"320369_CR24","doi-asserted-by":"crossref","unstructured":"J.P. Heron and R.F. Woods, \u201cArchitectural Strategies for Implementing an Image Processing Algorithm on XC6200 FPGA, \u201d in Proceedings of the 6th International Workshop on Field Programmable Logic and Applications, Lecture Notes in Computer Science, R.W. Hartenstein and M. Glesner (Eds.), ISBN 3\u2013540\u201361730\u20132, 1996, pp. 317\u2013326.","DOI":"10.1007\/3-540-61730-2_34"},{"issue":"6","key":"320369_CR25","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1049\/ip-e.1992.0072","volume":"136","author":"S. McQuillan","year":"1992","unstructured":"S. McQuillan and J.V. McCanny, \u201cA VLSI Module for High Performance Multiplication, Division and Square Root, \u201d IEE Proceedings on Computers and Digital Techniques, Part E, vol. 136, no. 6, 1992, pp. 505\u2013510.","journal-title":"IEE Proceedings on Computers and Digital Techniques"},{"key":"320369_CR26","volume-title":"VLSI Array Processors","author":"S.Y. Kung","year":"1988","unstructured":"S.Y. Kung, \u201cVLSI Array Processors, \u201d Englewood Cliffs, New Jersey: Prentice-Hall, 1988."},{"key":"320369_CR27","unstructured":"Virtex Configuration Architecture: Advanced Users' Guide, XAPP151, V1.0, Xilinx, April 9, 1999."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008115306599.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008115306599\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008115306599.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:53:16Z","timestamp":1754905996000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008115306599"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,5]]},"references-count":27,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2001,5]]}},"alternative-id":["320369"],"URL":"https:\/\/doi.org\/10.1023\/a:1008115306599","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2001,5]]},"assertion":[{"value":"1 May 2001","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}