{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:56:07Z","timestamp":1755222967821,"version":"3.43.0"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2000,2,1]],"date-time":"2000-02-01T00:00:00Z","timestamp":949363200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2000,2,1]],"date-time":"2000-02-01T00:00:00Z","timestamp":949363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[2000,2]]},"DOI":"10.1023\/a:1008122812813","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T08:17:47Z","timestamp":1040545067000},"page":"99-120","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["DG2VHDL: A Tool to Facilitate the High Level Synthesis of Parallel Processing Array Architectures"],"prefix":"10.1007","volume":"24","author":[{"given":"Andrew","family":"Stone","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elias S.","family":"Manolakos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2000,2,1]]},"reference":[{"key":"253268_CR1","unstructured":"S.Y. Kung, VLSI Array Processors, Prentice Hall, 1988."},{"key":"253268_CR2","unstructured":"D.I. Moldovan, Parallel Processing: From Applications to Systems, Morgan Kaufmann Publishers, 1993."},{"key":"253268_CR3","unstructured":"Synopsys, Synopsys Online Documentation Collection."},{"key":"253268_CR4","unstructured":"D.W. Knapp, Behavioral Synthesis. Digital System Design Using the Synopsys Behavioral Compiler, Prentice Hall, 1996."},{"key":"253268_CR5","doi-asserted-by":"crossref","unstructured":"D. Knapp, T. Ly, and R. Miller, \u201cBehavioral synthesis methodology for HDL-based specification and validation,\u201d 32nd ACM\/IEEE Design Automation Conference, 1995.","DOI":"10.1109\/DAC.1995.249961"},{"key":"253268_CR6","unstructured":"G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, Inc., 1994."},{"key":"253268_CR7","doi-asserted-by":"crossref","unstructured":"J. Bonk, A. Stone, and E.S. Manolakos, \u201cSynthesis of array architectures of block matching motion estimation: Design exploration using the tool DG2VHDL,\u201d Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, IEEE Press, pp. 1925\u20131928, 1999.","DOI":"10.1109\/ICASSP.1999.758301"},{"key":"253268_CR8","volume-title":"Design and synthesis of maximum throughput parallel array architectures for real-time image transforms","author":"R. Annamalai","year":"1998","unstructured":"R. Annamalai, \u201cDesign and synthesis of maximum throughput parallel array architectures for real-time image transforms,\u201d Master's thesis, ECE Dept., Northeastern University, Boston, MA, 1998."},{"issue":"6","key":"253268_CR9","doi-asserted-by":"publisher","first-page":"676","DOI":"10.1109\/43.387729","volume":"14","author":"M.B. Srivastava","year":"1995","unstructured":"M.B. Srivastava and R.W. Broderson, \u201cSIERA: A unified framework for rapid-prototyping of system-level hardware and software,\u201d IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No.6, pp. 676\u2013693, 1995.","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"1","key":"253268_CR10","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/92.365451","volume":"3","author":"M.B. Srivastava","year":"1995","unstructured":"M.B. Srivastava, B.C. Richards, and R.W. Broderson,\u201cSystem level hardware module generation,\u201d IEEE Trans. on Very Large Scale Integration Systems, Vol. 3, No.1, pp. 20\u201335, 1995.","journal-title":"IEEE Trans. on Very Large Scale Integration Systems"},{"key":"253268_CR11","first-page":"155","volume":"4","author":"J. Buck","year":"1994","unstructured":"J. Buck, S. Ha, E.A. Lee, and D.G. Messerschmitt, \u201cPtolemy: A framework for simulating and prototyping heterogenous systems,\u201d International Journal of Computer Simulation, Vol. 4, pp. 155\u2013182, 1994 (special issue on Simulation Software Development).","journal-title":"International Journal of Computer Simulation"},{"key":"253268_CR12","unstructured":"J. Rabaey, H. DeMan, J. Vanhoof, G. Gooseus, and F. Catthoor, Cathedral-II: A Synthesis System for Multiprocessor DSP Systems, Addison-Wesley Pub. Co., pp. 311\u2013360, 1988."},{"key":"253268_CR13","unstructured":"D. Genin, P. Hilfinger, C. Scheers J. Rabaey, and H. DeMan, DSP specification using the Silage language. In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, pp. 1057\u20131060, 1990."},{"key":"253268_CR14","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1109\/VLSISP.1993.404487","volume":"VI","author":"P.E.R. Lippens","year":"1993","unstructured":"P.E.R. Lippens, J.L. van Meerbergen, W.F.J. Verhaegh, and A. van der Werf, \u201cModular design and hierarchical abstraction in PHIDEO,\u201d in VLSI Signal Processing VI, pp. 197\u2013205, 1993.","journal-title":"VLSI Signal Processing"},{"issue":"1","key":"253268_CR15","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1023\/A:1007908217284","volume":"16","author":"D.W. Trainor","year":"1996","unstructured":"D.W. Trainor, R.F. Woods, and J.V. McCanny, \u201cArchitectural synthesis of digital signal processing algorithms using IRIS,\u201d Journal of VLSI Signal Processing, Vol. 16, No.1, pp. 41\u201355, 1996.","journal-title":"Journal of VLSI Signal Processing"},{"key":"253268_CR16","first-page":"129","volume":"VI","author":"M. Potkonjak","year":"1993","unstructured":"M. Potkonjak and J. Rabaey, \u201cExploring the algorithmic design space using high level synthesis,\u201d VLSI Signal Processing VI, pp. 129\u2013131, 1993.","journal-title":"VLSI Signal Processing"},{"key":"253268_CR17","first-page":"53","volume":"VII","author":"M. Potkonjak","year":"1994","unstructured":"M. Potkonjak and J. Rabaey, \u201cArea-time high level synthesis laws: Theory and practice,\u201d VLSI Signal Processing VII, pp. 53\u201362, 1994.","journal-title":"VLSI Signal Processing"},{"key":"253268_CR18","doi-asserted-by":"crossref","unstructured":"M. Potkonjak and A. Chandrakasan, \u201cSynthesis and selection of DCT algorithms using behavioral synthesis-based space exploration,\u201d Proceedings of the IEEE International Conference on Image Processing, pp. 65\u201368, 1995.","DOI":"10.1109\/ICIP.1995.529040"},{"key":"253268_CR19","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1109\/VLSISP.1996.558362","volume":"IX","author":"M. Vaupel","year":"1996","unstructured":"M. Vaupel, T. Grotker, and H. Meyr, \u201cCOMBOX: Librarybased generation of vhdl modules,\u201d VLSI Signal Processing IX, pp. 293\u2013302, 1996.","journal-title":"VLSI Signal Processing"},{"key":"253268_CR20","doi-asserted-by":"crossref","unstructured":"W. Burleson and B. Jung, \u201cARREST: An interactive graphic analysis tool for VLSI arrays,\u201d Proceedings of the IEEE International Conference on Application Specific Array Processors, pp. 149\u2013162, 1992.","DOI":"10.1109\/ASAP.1992.218575"},{"issue":"2","key":"253268_CR21","doi-asserted-by":"publisher","first-page":"163","DOI":"10.1016\/0167-8191(90)90105-I","volume":"14","author":"S.V. Rajopadhye","year":"1990","unstructured":"S.V. Rajopadhye and R.M. Fujimoto, \u201cSynthesizing systolic arrays from recurrence equations,\u201d Parallel Computing, Vol. 14, No.2, pp. 163\u2013189, 1990.","journal-title":"Parallel Computing"},{"key":"253268_CR22","doi-asserted-by":"crossref","unstructured":"L. Boug\u00e9 and D. Cachera, \u201cA logical framework to prove properties of ALPHA programs,\u201d Proceedings of the IEEE International Conference on Application-Specific Systems and Processors, pp. 187\u2013198, 1997.","DOI":"10.1109\/ASAP.1997.606825"},{"key":"253268_CR23","doi-asserted-by":"crossref","unstructured":"C. Dezan and P. Quinton, \u201cVerification of regular architectures using ALPHA: A case study,\u201d Proceedings of the IEEE International Conference on Application Specific Array Processors, pp. 164\u2013175, 1994.","DOI":"10.1109\/ASAP.1994.331806"},{"key":"253268_CR24","doi-asserted-by":"crossref","unstructured":"F. de Dinechin, \u201cLibraries of schedule-free operators in ALPHA,\u201d Proceedings of the IEEE International Conference on Application-Specific Systems and Processors, pp. 239\u2013248, 1997.","DOI":"10.1109\/ASAP.1997.606830"},{"key":"253268_CR25","doi-asserted-by":"crossref","unstructured":"D.K. Wilde and O. Si\u00e9, \u201cRegular array synthesis using ALPHA,\u201d Proceedings of the IEEE International Conference on Application Specific Array Processors, pp. 200\u2013211, 1994.","DOI":"10.1109\/ASAP.1994.331803"},{"key":"253268_CR26","first-page":"495","volume":"III","author":"S.Y. Kung","year":"1988","unstructured":"S.Y. Kung and S.N. Jean, \u201cA VLSI array compiler (VACS) for array design,\u201d VLSI Signal Processing III, IEEE Press, pp. 495\u2013508, 1988.","journal-title":"VLSI Signal Processing"},{"issue":"2","key":"253268_CR27","doi-asserted-by":"publisher","first-page":"135","DOI":"10.1007\/BF00924523","volume":"12","author":"J.W. Yeh","year":"1996","unstructured":"J.W. Yeh, W.J. Cheng, and C.W. Jen, \u201cVASS-a VLSI array system synthesizer,\u201d Journal of VLSI Signal Processing, Vol. 12, No.2, pp. 135\u2013138, 1996.","journal-title":"Journal of VLSI Signal Processing"},{"key":"253268_CR28","doi-asserted-by":"crossref","unstructured":"A. Stone and E.S. Manolakos, \u201cUsing DG2VHDL to synthesize anFPGAimplementation of the 1-D discretewavelet transform,\u201d Proceedings of the IEEE Workshop on Signal Processing Systems (SiPS), pp. 489\u2013498, 1998 (received the Best Student Paper Award).","DOI":"10.1109\/SIPS.1998.715811"},{"key":"253268_CR29","doi-asserted-by":"publisher","first-page":"1291","DOI":"10.1109\/78.575701","volume":"45","author":"J. Fridman","year":"1997","unstructured":"J. Fridman and E.S. Manolakos, \u201c1-D discrete wavelet transform: Data dependence analysis and synthesis of distributed memory and control array architectures,\u201d IEEE Trans. on Signal Processing, Vol. 45, pp. 1291\u20131308, 1997.","journal-title":"IEEE Trans. on Signal Processing"},{"key":"253268_CR30","volume-title":"Parallel architectures for the real time estimation of higher order moments","author":"S.C. Devi","year":"1998","unstructured":"S.C. Devi, \u201cParallel architectures for the real time estimation of higher order moments,\u201d Master's Thesis, ECE Dept., Northeastern University, Boston, MA, 1998."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008122812813.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008122812813\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008122812813.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:27:30Z","timestamp":1754904450000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008122812813"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,2]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2000,2]]}},"alternative-id":["253268"],"URL":"https:\/\/doi.org\/10.1023\/a:1008122812813","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2000,2]]},"assertion":[{"value":"1 February 2000","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}