{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:56:06Z","timestamp":1755222966923,"version":"3.43.0"},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1999,9,1]],"date-time":"1999-09-01T00:00:00Z","timestamp":936144000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,9,1]],"date-time":"1999-09-01T00:00:00Z","timestamp":936144000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[1999,9]]},"DOI":"10.1023\/a:1008129322583","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T08:17:47Z","timestamp":1040545067000},"page":"197-215","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Hazard-Free Self-Timed Design: Methodology and Application to Asynchronous Routing in an Heterogeneous Parallel Machine"],"prefix":"10.1007","volume":"22","author":[{"given":"Eric","family":"Senn","sequence":"first","affiliation":[]},{"given":"Bertrand","family":"Zavidovique","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[1999,9,1]]},"reference":[{"issue":"1","key":"237169_CR1","doi-asserted-by":"crossref","first-page":"47","DOI":"10.3233\/ICA-1997-4104","volume":"4","author":"V.I. Varshavsky","year":"1997","unstructured":"V.I. Varshavsky, V.B. Marakhovsky, and R.A. Lashevsky, \"Selftimed data transmission in massively parallel computing systems,\" Integrated Computer-Aided Engineering, Vol. 4, No. 1, pp. 47\u201365, Jan. 1997.","journal-title":"Integrated Computer-Aided Engineering"},{"key":"237169_CR2","unstructured":"E. Senn, P. Fiorini, P. Hoffman, and T. Porcher, \"Proposition pour une architecture h\u00e9t\u00e9rog\u00e8ne,\" RenPar6, 6\u00e8mes Rencontres Francophones du Parall\u00e9lisme, June 1994."},{"key":"237169_CR3","doi-asserted-by":"crossref","unstructured":"E. Senn and B. Zavidovique, \"A self timed asynchronous router for an heterogeneous parallel machine,\" IEEE Proceedings of the Eighth Great Lakes Symposium on VLSI, Lafayette, Louisiana, pp. 161\u2013167, Feb. 1998.","DOI":"10.1109\/GLSV.1998.665219"},{"key":"237169_CR4","unstructured":"P. Fiorini, \"R\u00e9seaux d'interconnexion pour les architectures parall\u00e4les. Les delta-pyramides et le projet Ph\u00e9nix,\" Ph.D. thesis, Universit\u00e9 de Paris-Sud, U.F.R. Scientifique d'Orsay, Dec. 1994."},{"key":"237169_CR5","unstructured":"P. Fiorini, \"Une \u00e9tape dans la conception de l'architecture de la machine Ph\u00e9nix,\" Technical Report, DGA\/CREA\/ETCA, Labo SP, March 1994."},{"key":"237169_CR6","unstructured":"P. Michaud. \"Quel RISC pour Ph\u00e9nix?,\" Technical Report, DGA\/CREA\/ETCA, Labo SP, 1994."},{"key":"237169_CR7","doi-asserted-by":"crossref","unstructured":"T.J. Chaney, \"Measured flip-flop responses to marginal triggering,\" IEEE Trans. on Computers, Vol c-32, No. 12, Dec. 1983.","DOI":"10.1109\/TC.1983.1676187"},{"issue":"1\/2","key":"237169_CR8","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1007\/BF02108191","volume":"7","author":"C.W. Moon","year":"1994","unstructured":"C.W. Moon, P.R. Stephan, and R.K. Brayton, \"Specification, synthesis, and verification of hazard-free asynchronous circuits,\" Journal of VLSI Signal Processing, Vol. 7, Nos. 1\/2, pp. 85\u2013100, Feb. 1994.","journal-title":"Journal of VLSI Signal Processing"},{"key":"237169_CR9","doi-asserted-by":"crossref","unstructured":"C.W. Moon, P.R. Stephan, and R.K. Brayton, \"Synthesis of hazard-free asynchronous circuits from graphical specifications,\" IEEE Proceedings of the International Conference on Computer-Aided Design, pp. 322\u2013325, Nov. 1991.","DOI":"10.1109\/ICCAD.1991.185265"},{"key":"237169_CR10","doi-asserted-by":"crossref","unstructured":"P.A. Beerel and T.H.-Y. Meng, \"Automatic gate-level synthesis of speed-independent circuits,\" IEEE Proceedings of the International Conference on Computer-Aided Design, pp. 581\u2013586, Nov. 1992.","DOI":"10.1109\/ICCAD.1992.279309"},{"key":"237169_CR11","unstructured":"M. Kishinevsky, A. Kondratyev, A. Taubin, and V. Varshavsky, Concurrent Hardware: The Theory and Practice of Self-Timed Design, Series in Parallel Computing, JohnWiley & Sons, 1994."},{"key":"237169_CR12","unstructured":"Tam-Anh Chu, \"Synthesis of self-timed control circuits from graphs: An example,\" IEEE Proceedings of the International Conference on Computer Design, pp. 565\u2013571, Oct. 1986."},{"key":"237169_CR13","unstructured":"E. Senn, \"Self-timed design: Methodology and application to the building of a communication processor for a parallel machine,\" Ph.D. thesis, Universit\u00e9 de Paris-Sud, U.F.R. Scientifique d'Orsay, April 1998."},{"key":"237169_CR14","doi-asserted-by":"crossref","unstructured":"A.J. Martin, \"The limitation of delay-insensitivity in asynchronous circuits,\" Advanced Research in VLSI, MIT Press, 1990.","DOI":"10.21236\/ADA447737"},{"key":"237169_CR15","doi-asserted-by":"crossref","unstructured":"T.H.-Y. Meng, R.W. Brodersen, and D.G. Messerschmitt, \"Automatic synthesis of asynchronous circuits from high-level speci-fications,\" IEEE Transactions on Computer-Aided Design, Vol. 8, No. 11, pp. 1185\u20131205, Nov. 1989.","DOI":"10.1109\/43.41504"},{"key":"237169_CR16","unstructured":"F. Prosser, D. Winkel, and E. Brunvand, \"A comparison of modular self-timed design styles,\" Technical Report TR 420, Computer Science, University of Indiana, March 1995."},{"key":"237169_CR17","doi-asserted-by":"crossref","unstructured":"I.E. Sutherland, \"Micropipelines,\" Communication of the ACM, Vol. 32, No. 6, June 1989.","DOI":"10.1145\/63526.63532"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008129322583.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008129322583\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008129322583.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:37:25Z","timestamp":1754905045000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008129322583"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,9]]},"references-count":17,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1999,9]]}},"alternative-id":["237169"],"URL":"https:\/\/doi.org\/10.1023\/a:1008129322583","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1999,9]]},"assertion":[{"value":"1 September 1999","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}