{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:56:49Z","timestamp":1755223009767,"version":"3.43.0"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2001,2,1]],"date-time":"2001-02-01T00:00:00Z","timestamp":980985600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2001,2,1]],"date-time":"2001-02-01T00:00:00Z","timestamp":980985600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[2001,2]]},"DOI":"10.1023\/a:1008135917341","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T08:17:47Z","timestamp":1040545067000},"page":"161-169","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Power and Speed-Efficient Code Transformation of Video Compression Algorithms for RISC Processors"],"prefix":"10.1007","volume":"27","author":[{"given":"Lode","family":"Nachtergaele","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toon","family":"Gijbels","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan","family":"Bormans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ivo","family":"Bolsens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,2,1]]},"reference":[{"issue":"1","key":"310980_CR1","doi-asserted-by":"publisher","first-page":"120","DOI":"10.1109\/49.650925","volume":"16","author":"L. Nachtergaele","year":"1998","unstructured":"L. Nachtergaele, F. Catthoor, B. Kapoor, S. Janssens, and D. Moolenaar, \u201cLow Power Data Transfer and Storage Exploration for h. 263 Video Decoder System. \u201d IEEE journal on Selected Areas in Communication, vol. 16, no. 1, 1998, pp. 120\u2013129.","journal-title":"IEEE journal on Selected Areas in Communication"},{"issue":"7","key":"310980_CR2","doi-asserted-by":"publisher","first-page":"917","DOI":"10.1109\/5.503295","volume":"84","author":"P. Baglietto","year":"1996","unstructured":"P. Baglietto, M.Maresca, M.Migliardi, and N. Zingirian, \u201cImage Processing on High-Performance Risc Systems, \u201d Proceeding of the IEEE, vol. 84, no. 7, 1996, pp. 917\u2013930.","journal-title":"Proceeding of the IEEE"},{"key":"310980_CR3","unstructured":"D.A. Patterson and J.L. Hennessy, \u201cComputer Architechture: A Quantitative Approach, \u201d Morgan Kaufmann Publishers, Inc., 1996."},{"issue":"1","key":"310980_CR4","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1023\/A:1007941326114","volume":"18","author":"F. Catthoor","year":"1998","unstructured":"F. Catthoor, M. Janssen, L. Nachtergaele, and H. De Man, \u201cSystem-Level Data-Flow Transformation Exploration and Power-Area Trade-Offs Demonstrated on Video Codecs, \u201d Journal of VLSI Signal Processing, vol. 18, no. 1, 1998, pp. 39\u201350, Special issue on System Level Trade-off Analysis in Signal Processing.","journal-title":"Journal of VLSI Signal Processing"},{"key":"310980_CR5","doi-asserted-by":"crossref","unstructured":"E. De Greef, F. Catthoor, and H. De Man, \u201cArray Placement for Storage Size Reduction in Embedded Multimedia Systems, \u201d In Proceedings of the International Conference on Application Spe-cific Systems.Architectures and Processors, pp. 66\u201375, Zurich, Switzerland, July 1997. IEEE.","DOI":"10.1109\/ASAP.1997.606813"},{"issue":"6","key":"310980_CR6","doi-asserted-by":"publisher","first-page":"719","DOI":"10.1109\/76.728414","volume":"8","author":"E. De Greef","year":"1998","unstructured":"E. De Greef, F. Catthoor, and H. De Man, \u201cProgram Trans-formation Strategies for Memory Size and Power Reduction of Pseudo-Regular Multimedia Subsystems Mapped on Multi-Processor Architectures, \u201d IEEE Transactions on Circuits and Systems for Video Technology, vol. 8, no. 6, 1998, pp. 719\u2013733.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"1","key":"310980_CR7","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1109\/76.554415","volume":"7","author":"T. Sikora","year":"1997","unstructured":"T. Sikora, \u201cThe MPEG-4 Video Standard Verification Model, \u201d IEEE Transactions on Circuits and Systems for Video Technology, vol. 7, no. 1, 1997, pp. 19\u201331.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"310980_CR8","unstructured":"Digital Video Coding at Telenor R & D.Telenor's h.263 soft-ware. version 1.3. February 1995. http:\/\/www.nta.no.\/ brukere\/DVC\/h263software\/."},{"key":"310980_CR9","unstructured":"K. Rijkse, \u201cVideo Coding for NarrowTelecommunication Channels at < 64 kbit\/s, \u201d Technical Report, Telenor R & D,1995."},{"key":"310980_CR10","unstructured":"F. Catthoor, S. Wuytack, E. De Greef, F. Fransen, L. Nachtergaele, and H. De Man, \u201cSystem-Level Transformations for Low Data Transfer and Storage, \u201d In Low Power CMOS Design, B. Brodersen and A. Chandrakasa (Eds.), IEEE Press, 1997, pp. 609\u2013618."},{"key":"310980_CR11","doi-asserted-by":"crossref","unstructured":"S.-M. Moon and K. Ebcioglu, \u201cA Study on the Number of Mem-ory Ports in Multiple Issue Machines, \u201d In IMICRO'S 26,Nov. 1993, pp. 49\u201358.","DOI":"10.1109\/MICRO.1993.282741"},{"key":"310980_CR12","doi-asserted-by":"crossref","unstructured":"A. Faruque and D. Fong, \u201cPerformance Analysis Through Mem-ory of a Proposed Parallel Architecture for the Efficient Use of Memory in Image Processing Application, \u201d in Proc.SPIE'91, Visual Communications and Image Processing, Boston, MA, Oct. 1991, pp. 865\u2013877.","DOI":"10.1117\/12.50389"},{"issue":"12","key":"310980_CR13","doi-asserted-by":"publisher","first-page":"1224","DOI":"10.1109\/71.553272","volume":"7","author":"E. Torrie","year":"1996","unstructured":"E. Torrie, M. Martonosi, M. Hall, and C.-W. Tseng, \u201cCharacterizing the Memory Behavior of Compiler-Parallelized Applications, \u201d IEEE Trans.on Parallel and Distributed Systems, vol. 7, no. 12, 1996, pp. 1224\u20131236.","journal-title":"IEEE Trans. on Parallel and Distributed Systems"},{"key":"310980_CR14","doi-asserted-by":"publisher","first-page":"143","DOI":"10.1016\/0165-6074(90)90231-W","volume":"30","author":"O. Arregi","year":"1990","unstructured":"O. Arregi, C. Rodriquez, and A. Ibarra, \u201cEvaluation of the Op-tional Strategy for Managing the Register File, \u201d Microprocessing and Microprogramming, vol. 30, 1990, pp. 143\u2013150.","journal-title":"Microprocessing and Microprogramming"},{"key":"310980_CR15","series-title":"Technical Report","volume-title":"AQuantitative Algorithm For Data Locality Optimization","author":"F. Bodina","year":"1992","unstructured":"F. Bodina, W. Jalby, D. Winndheiser, and C. Eisenbeis, AQuantitative Algorithm For Data Locality Optimization, \u201d Technical Report, IRISA\/INRIA, Rennes, France, 1992."},{"issue":"10","key":"310980_CR16","doi-asserted-by":"publisher","first-page":"1125","DOI":"10.1109\/12.93745","volume":"C-40","author":"D. McCrackin","year":"1991","unstructured":"D. McCrackin, \u201cEliminating Interlocks in Deeply Pipelined Processors by Delay Enforced Multistreaming, \u201d IEEE Trans.on Computers, vol. C-40, no. 10, 1991, pp, 1125\u20131132.","journal-title":"IEEE Trans. on Computers"},{"issue":"10","key":"310980_CR17","doi-asserted-by":"publisher","first-page":"1290","DOI":"10.1109\/12.166606","volume":"41","author":"R. Allen","year":"1992","unstructured":"R. Allen and K. Kennedy, \u201cVector Register Allocation, \u201d IEEE Transactions on Computers, vol. 41, no. 10, 1992, pp. 1290\u20131316.","journal-title":"IEEE Transactions on Computers"},{"issue":"4","key":"310980_CR18","doi-asserted-by":"publisher","first-page":"441","DOI":"10.1109\/71.588625","volume":"8","author":"M. Al-Mouhamed","year":"1997","unstructured":"M. Al-Mouhamed and S. Seiden, \u201cA Heuristic Storage for Min-imizing Access Time of Arbitrary Data Paterns, \u201d IEEE Trans. on Parallel and distributed Systems, vol. 8, no. 4, 1997, pp. 441\u2013447.","journal-title":"IEEE Trans. on Parallel and distributed Systems"},{"key":"310980_CR19","unstructured":"M. Dubois and J.-C. Wang, \u201cAnalytical Modeling of Data Shar-ing in Cache Based Multiprocessors, \u201d Technical Report CENG 89\u201318, University Southern California, June 1989."},{"key":"310980_CR20","doi-asserted-by":"crossref","unstructured":"K. Gharachorloo, A. Gupta, and J. Hennessy, \u201cPerformance Evaluation of Memory Consistency Models for Shared-Momory Multiprocessors, \u201d in Fourth Intnl.Conf.on Arch.Support for Progr.Lang.and Oper.Systems, April 1991, pp. 245\u2013257.","DOI":"10.1145\/106972.106997"},{"key":"310980_CR21","doi-asserted-by":"crossref","unstructured":"L. Liu, \u201cIssues in Multi-Level Cache Design, \u201d in Proc.IEEE Int.Conf.on Computer Design, Cambridge, MA, Oct. 1994, pp. 46\u201352.","DOI":"10.1109\/ICCD.1994.331852"},{"issue":"6","key":"310980_CR22","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/2.55497","volume":"23","author":"P. Stenstr\u00f6m","year":"1990","unstructured":"P. Stenstr\u00f6m, \u201cA Survey of Cache Coherence Schemes for Mul-tiprocessors, \u201d IEEE Computer, vol. 23, no. 6, 1990, pp. 12\u201324.","journal-title":"IEEE Computer"},{"key":"310980_CR23","doi-asserted-by":"crossref","unstructured":"J.D. Gee and A.J. Smith, \u201cAnalysis of Multiprocessor Memory Reference Behavior, \u201d in IICCD, New York, Oct. 1994, pp. 53\u201359.","DOI":"10.1109\/ICCD.1994.331853"},{"key":"310980_CR24","doi-asserted-by":"crossref","unstructured":"L. Choi and P.-C. Yew, \u201cA Compiler-Durected Cache Coherence Scheme With Improved Intertask Locality, \u201d in Proc.Supercom-puting, Washington DC, Nov. 1994.","DOI":"10.1145\/602892.602895"},{"issue":"2","key":"310980_CR25","first-page":"190","volume":"422","author":"A. Choir","year":"1993","unstructured":"A. Choir and M. Ruschitzka, \u201cManaging Locality Sets: The Model and Fixed-Size Bufferss, \u201d IEEE Trans.on Computers, vol. 422, no. 2, 1993, pp. 190\u2013204.","journal-title":"IEEE Trans. on Computers"},{"key":"310980_CR26","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-2001-2","volume-title":"Memory Storage Patterns in Parallel Processing","author":"M. Mace","year":"1987","unstructured":"M. Mace, Memory Storage Patterns in Parallel Processing, Boston: Kluwer Academic Publishers, 1987."},{"key":"310980_CR27","doi-asserted-by":"crossref","unstructured":"W. Li and K. Pingali, \u201cA Singular Loop Transformation Frame-work Based on Non-Singular Matrices, \u201d in Proc.5th Annual Workshop on Languages and Compilers for Parallelism, Aug. 1992.","DOI":"10.1007\/3-540-57502-2_60"},{"issue":"12","key":"310980_CR28","doi-asserted-by":"publisher","first-page":"1184","DOI":"10.1145\/7902.7904","volume":"29","author":"D.A. Padua","year":"1986","unstructured":"D.A. Padua and M.J. Wolfe, \u201cAdvanced Compiler Optimizations for Supercomputers, \u201d Communications of the ACM, vol. 29, no. 12, 1986, pp. 1184\u20131201.","journal-title":"Communications of the ACM"},{"key":"310980_CR29","doi-asserted-by":"crossref","unstructured":"S.P. Amarasinghe, J.M. Anderson, M.S. Lam, and C.W. Tseng, \u201cThe SUIF Compiler for Scalable Parallel Machines, \u201d in Proceedings of the Seventh SIAM Conference on Parallel Processing for Scientific Computing, 1995.","DOI":"10.1007\/3-540-57659-2_15"},{"issue":"5","key":"310980_CR30","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1109\/12.223672","volume":"C-42","author":"J.Z. Fang","year":"1993","unstructured":"J.Z. Fang and M. Lu, \u201cAn Iteration Partition Approach for Cache or Local Memory Thrashing on Parallel Processing, \u201d IEEE Trans.on Computers, vol. C-42, no. 5, 1993, pp. 529\u2013546.","journal-title":"IEEE Trans. on Computers"},{"key":"310980_CR31","doi-asserted-by":"crossref","unstructured":"D. Kulkarni, M. Stumm, and R.C. Unrau, \u201cImplementing Flexible Computation Rules with Subexpression-Level Loop Transferormations, \u201d in Proceedings of the Euro-Par95, Aug. 1995.","DOI":"10.1007\/BFb0020475"},{"key":"310980_CR32","series-title":"Technical Report","volume-title":"Reduction of Cache Conflicts in Loop Nests","author":"N. Manjikian","year":"1995","unstructured":"N. Manjikian and T. Abdelrahman, \u201cReduction of Cache Conflicts in Loop Nests, \u201d Technical Report CSRI-318, Computer Systems Research Institue, Tornato, Canada, March 1995."},{"key":"310980_CR33","doi-asserted-by":"crossref","unstructured":"M. Jimenez, J. Llaberia, A. Fernandez, and E. Morancho, \u201cA Unified Transformation Technique for Multi-Level Blocking, \u201d in Proc.EuroPar Conference, Lyon, France, Aug. 1996, pp. 402\u2013405.","DOI":"10.1007\/3-540-61626-8_53"},{"issue":"2","key":"310980_CR34","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1023\/A:1008011223920","volume":"18","author":"L. Nachtergaele","year":"1998","unstructured":"L. Nachtergaele, D. Moolenaar, B. Vanhoof, F. Catthoor, and H. De Man, \u201cSystem-Level Power Optimization of Video Codecs on Embedded Cores: A Systematic Approach, \u201d Journal on VLSI Signal Processing, vol. 18, no. 2, 1998, pp. 89\u2013109, Special issue \u201cFuture directions in the design and implementation of DSP systems\u201d.","journal-title":"Journal on VLSI Signal Processing"},{"key":"310980_CR35","unstructured":"J. Bormans, K. Denolf, S. Wuytac, L. Nachtergaele, and I. Bolsens, \u201cIntegrating System-Level Low Power Methodologies into a Real-Life Design Flow, \u201d In PATMOS'99 Ninth International Workshop Power and Timing Modeling.Optimization and Simulation, Kos Island, Greece, Oct. 1999, pp. 19\u201328."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008135917341.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008135917341\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008135917341.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:40:10Z","timestamp":1754905210000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008135917341"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,2]]},"references-count":35,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2001,2]]}},"alternative-id":["310980"],"URL":"https:\/\/doi.org\/10.1023\/a:1008135917341","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2001,2]]},"assertion":[{"value":"1 February 2001","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}