{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:05:04Z","timestamp":1763467504168,"version":"3.43.0"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[1999,11,1]],"date-time":"1999-11-01T00:00:00Z","timestamp":941414400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,11,1]],"date-time":"1999-11-01T00:00:00Z","timestamp":941414400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Real-Time Systems"],"published-print":{"date-parts":[[1999,11]]},"DOI":"10.1023\/a:1008138407139","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T08:17:47Z","timestamp":1040545067000},"page":"183-207","source":"Crossref","is-referenced-by-count":83,"title":["An Integrated Path and Timing Analysis Method based on Cycle-Level Symbolic Execution"],"prefix":"10.1007","volume":"17","author":[{"given":"Thomas","family":"Lundqvist","sequence":"first","affiliation":[]},{"given":"Per","family":"Stenstr\u00f6m","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"240525_CR1","doi-asserted-by":"crossref","unstructured":"Alt, M., Ferdinand, C., Martin, F., and Wilhelm, R. 1996. Cache behavior prediction by abstract interpretation. Proceedings of SAS'96, Static Analysis Symposium, pp. 52\u201366.","DOI":"10.1007\/3-540-61739-6_33"},{"key":"240525_CR2","doi-asserted-by":"crossref","unstructured":"Altenbernd, P. 1996. On the false path problem in hard real-time programs. Proceedings of the 8th Euromicro Workshop on Real-Time Systems, pp. 102\u2013107.","DOI":"10.1109\/EMWRTS.1996.557827"},{"key":"240525_CR3","unstructured":"Cagney, A. 1994\u20131996. PSIM, a POWERPC simulator. http:\/\/sourceware.cygnus.com\/psim\/."},{"key":"240525_CR4","unstructured":"Chapman, R., Burns, A., and Wellings, A. 1994Integrated program proof and worst-case timing analysis of SPARK Ada. Proceedings of the ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems, pp. K1\u2013K11."},{"key":"240525_CR5","doi-asserted-by":"crossref","unstructured":"Ermedahl, A., and Gustafsson, J. 1997. Deriving annotations for tight calculation of execution time. Proceedings of EUROPAR'97, pp. 1298\u20131307.","DOI":"10.1007\/BFb0002886"},{"key":"240525_CR6","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1007\/BFb0057777","volume":"1474","author":"C. Ferdinand","year":"1998","unstructured":"Ferdinand, C., and Wilhelm, R. 1998. On predicting data cache behavior for real-time systems. Proceedings of the ACMSIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, LNCS 1474, pp. 16\u201330.","journal-title":"Proceedings of the ACMSIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, LNCS"},{"key":"240525_CR7","doi-asserted-by":"crossref","unstructured":"Healy, C., Whalley, D., and Harmon, M. 1995. Integrating the timing analysis of pipelining and instruction caching. Proceedings of the 16th IEEE Real-Time Systems Symposium, pp. 288\u2013297.","DOI":"10.1109\/REAL.1995.495218"},{"key":"240525_CR8","doi-asserted-by":"crossref","unstructured":"Healy, C., Sj\u00f6din, M., Rustagi, V., and Whalley, D. 1998. Bounding loop iterations for timing analysis. Proceed-ings of the 4th IEEE Real-Time Technology and Applications Symposium, pp. 12\u201321.","DOI":"10.1109\/RTTAS.1998.683183"},{"key":"240525_CR9","unstructured":"Hennessy, J., and Patterson, D. 1996. Computer Architecture: A Quantitative Approach, 2ed. Morgan Kaufmann."},{"key":"240525_CR10","unstructured":"Kim, S.-K., Min, S., and Ha, R. 1996. Efficient worst case timing analysis of data caching. Proceedings of the 2nd IEEE Real-Time Technology and Applications Symposium, pp. 230\u2013240."},{"key":"240525_CR11","doi-asserted-by":"crossref","unstructured":"Li, Y.-T., Malik, S., and Wolfe, A. 1995. Efficient microarchitecture modeling and path analysis for real-time software. Proceedings of the 16th IEEE Real-Time Systems Symposium, pp. 298\u2013307.","DOI":"10.1109\/REAL.1995.495219"},{"key":"240525_CR12","doi-asserted-by":"crossref","unstructured":"Li, Y.-T., Malik, S., and Wolfe, A. 1996. Cache modeling for real-time software: Beyond direct mapped instruction caches. Proceedings of the 17th IEEE Real-Time Systems Symposium, pp. 254\u2013263.","DOI":"10.1109\/REAL.1996.563722"},{"issue":"7","key":"240525_CR13","doi-asserted-by":"crossref","first-page":"593","DOI":"10.1109\/32.392980","volume":"21","author":"S.-S. Lim","year":"1995","unstructured":"Lim, S.-S., Bae, Y., Jang, G., Rhee, B.-D., Min, S., Park, C., Shin, H., Park, K., and Kim, C. 1995. An accurate worst case timing analysis for RISC processors. IEEE Transactions on Software Engineering, 21(7), pp. 593\u2013604.","journal-title":"IEEE Transactions on Software Engineering"},{"key":"240525_CR14","unstructured":"Lim, S.-S., Han, J., Kim, J., and Min, S. 1998. A worst case timing analysis technique for multiple-issue machines. Proceedings of the 19th IEEE Real-Time Systems Symposium, pp. 334\u2013345."},{"key":"240525_CR15","series-title":"Technical Report","volume-title":"Empirical bounds on data caching in high-performance real-time systems","author":"T. Lundqvist","year":"1999","unstructured":"Lundqvist, T., and Stenstr\u00a8 om, P. 1999. Empirical bounds on data caching in high-performance real-time systems. Technical Report 99\u20134, Dept. of Computer Engineering, Chalmers University of Technology, G\u00a8 oteborg, Sweden."},{"key":"240525_CR16","unstructured":"Magnusson, P., Dahlgren, F., Grahn, H., Karlsson, M., Larsson, F., Moestedt, A., Nilsson, J., Stenstr\u00f6m, P., and Werner, B. 1998. Simics\/sun4m: A virtual workstation. Proceedings of USENIX98, pp. 119\u2013130."},{"key":"240525_CR17","unstructured":"Mueller, F. 1997. Timing predictions for multi-level caches. Proceedings of the ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems, pp. 29\u201336."},{"key":"240525_CR18","doi-asserted-by":"crossref","unstructured":"Mueller, F., and Whalley, D. 1995. Fast instruction cache analysis via static cache simulation. Proceedings of 28th Annual Simulation Symposium, pp. 105\u2013114.","DOI":"10.1109\/SIMSYM.1995.393589"},{"issue":"1","key":"240525_CR19","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1007\/BF01088695","volume":"5","author":"V. Nirkhe","year":"1993","unstructured":"Nirkhe, V., and Pugh, W. 1993. A partial evaluator for the Maruti hard real-time system. Real-Time Systems 5(1): 13\u201330.","journal-title":"Real-Time Systems"},{"key":"240525_CR20","unstructured":"Ottosson, G., and Sj\u00f6din, M. 1997. Worst-case execution time analysis for modern hardware architectures. Proceedings of the ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems, pp. 47\u201355."},{"key":"240525_CR21","doi-asserted-by":"crossref","unstructured":"Pai, V., Ranganathan, P., and Adve, S. 1997. RSIM: An execution-driven simulator for ILP-based shared-memory multiprocessors and uniprocessors. IEEE Technical Committee on Computer Architecture Newsletter, pp. 32\u201338.","DOI":"10.1145\/271014.271015"},{"issue":"2","key":"240525_CR22","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1007\/BF00571421","volume":"1","author":"P. Puschner","year":"1989","unstructured":"Puschner, P., and Koza, C. 1989. Calculating the maximum execution time of real-time programs. Real-Time Systems 1(2): 159\u2013176.","journal-title":"Real-Time Systems"},{"issue":"7","key":"240525_CR23","doi-asserted-by":"crossref","first-page":"875","DOI":"10.1109\/32.29487","volume":"15","author":"A. Shaw","year":"1989","unstructured":"Shaw, A. 1989. Reasoning about time in higher-level language software. IEEE Transactions on Software Engi-neering 15(7): 875\u2013889.","journal-title":"IEEE Transactions on Software Engi-neering"},{"key":"240525_CR24","doi-asserted-by":"crossref","unstructured":"Theiling, H., and Ferdinand, C. 1998. Combining abstract interpretation and ILP for microarchitecture modelling and program path analysis. Proceedings of the 19th IEEE Real-Time Systems Symposium, pp. 144\u2013153.","DOI":"10.1109\/REAL.1998.739739"},{"key":"240525_CR25","doi-asserted-by":"crossref","unstructured":"White, R., Mueller, F., Healy, C., Whalley, D., and Harmon, M. 1997. Timing analysis for data caches and set-associative caches. Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium, pp. 192\u2013202.","DOI":"10.1109\/RTTAS.1997.601358"}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008138407139.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008138407139\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008138407139.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,8]],"date-time":"2025-08-08T07:16:21Z","timestamp":1754637381000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008138407139"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,11]]},"references-count":25,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[1999,11]]}},"alternative-id":["240525"],"URL":"https:\/\/doi.org\/10.1023\/a:1008138407139","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"type":"print","value":"0922-6443"},{"type":"electronic","value":"1573-1383"}],"subject":[],"published":{"date-parts":[[1999,11]]}}}