{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T15:24:04Z","timestamp":1778081044540,"version":"3.51.4"},"reference-count":113,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2001,5,1]],"date-time":"2001-05-01T00:00:00Z","timestamp":988675200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2001,5,1]],"date-time":"2001-05-01T00:00:00Z","timestamp":988675200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[2001,5]]},"DOI":"10.1023\/a:1008155020711","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T08:17:47Z","timestamp":1040545067000},"page":"7-27","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":217,"title":["Reconfigurable Computing for Digital Signal Processing: A Survey"],"prefix":"10.1007","volume":"28","author":[{"given":"Russell","family":"Tessier","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Burleson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,5,1]]},"reference":[{"issue":"4","key":"320364_CR1","doi-asserted-by":"publisher","first-page":"570","DOI":"10.1109\/5.371967","volume":"83","author":"D. Singh","year":"1995","unstructured":"D. Singh, J. Rabaey, M. Pedram, F. Catthor, S. Rajgopal, N. Sehgal, and T. Mozdzen, \u201cPower-conscious CAD Tools and Methodologies: A Perspective, \u201d in Proceedings of the IEEE, vol. 83, no. 4, 1995, pp. 570\u2013594.","journal-title":"Proceedings of the IEEE"},{"key":"320364_CR2","doi-asserted-by":"crossref","unstructured":"J. Rabaey, R. Broderson, and T. Nishitani, \u201cVLSI Design and Implementation Fuels the Signal-Processing Revolution, \u201d IEEE Signal-Processing Magazine, pp. 22\u201338, Jan. 1998.","DOI":"10.1109\/79.647040"},{"key":"320364_CR3","volume-title":"Programmable Digital Signal Processors","author":"Y.H. Hu","year":"2000","unstructured":"Y.H. Hu, Programmable Digital Signal Processors. New York, N.Y.: Marcel Dekker, Inc. 2000."},{"issue":"4","key":"320364_CR4","first-page":"4","volume":"5","author":"E. Lee","year":"1988","unstructured":"E. Lee, \u201cProgrammable DSP Architectures, Part I, \u201d IEEE Signal Processing Magazine, vol. 5, no. 4, Oct. 1988, pp. 4\u201319.","journal-title":"IEEE Signal Processing Magazine"},{"issue":"1","key":"320364_CR5","first-page":"4","volume":"6","author":"E. Lee","year":"1989","unstructured":"E. Lee, \u201cProgrammable DSP Architectures, Part II, \u201d IEEE Signal Processing Magazine, vol. 6, no. 1, Jan. 1989, pp. 4\u201314.","journal-title":"IEEE Signal Processing Magazine"},{"issue":"2","key":"320364_CR6","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1109\/79.826411","volume":"17","author":"J. Eyre","year":"2000","unstructured":"J. Eyre and J. Bier, \u201cThe Evolution of DSP Processors: From Early Architecture to the Latest Developments, \u201d IEEE Signal Processing Magazine, vol. 17, no. 2, March 2000, pp. 44\u201351.","journal-title":"IEEE Signal Processing Magazine"},{"key":"320364_CR7","doi-asserted-by":"crossref","unstructured":"A. Kalavade, J. Othmer, B. Ackland, and K. Singh, \u201cSoftware Environment for a Multiprocessor DSP, \u201d in Proceedings of the 36th Design Automation Conference, June 1999.","DOI":"10.1145\/309847.310078"},{"key":"320364_CR8","doi-asserted-by":"crossref","unstructured":"P. Schaumont, S. Vernalde, L. Rijnders, M. Engels, and I. Bolsens, \u201cA Programming Environment for the Design of Complex High Speed ASICs, \u201d in Proceedings of the 35th Design Automation Conference, June 1998, pp. 315\u2013320.","DOI":"10.1145\/277044.277135"},{"key":"320364_CR9","unstructured":"Broadcom Corporation, www.broadcom.com, 2000."},{"key":"320364_CR10","unstructured":"Qualcomm Corporation, www.qualcomm.com, 2000."},{"key":"320364_CR11","unstructured":"N. Nazari, \u201cA 500 Mb\/s Disk Drive Read Channel in.25 um CMOS Incorporating Programmable Noise Predictive Viterbi Detection and Trellis Coding, \u201d in Proceedings of the IEEE International Solid State Circuits Conference, 2000."},{"issue":"10","key":"320364_CR12","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/6.795605","volume":"36","author":"A. Bell","year":"1999","unstructured":"A. Bell, The Dynamic Digital Disk. IEEE Spectrum, vol. 36, no. 10, Oct. 1999, pp. 28\u201335.","journal-title":"IEEE Spectrum"},{"key":"320364_CR13","unstructured":"G. Weinberger, \u201cThe New Millennium: Wireless Technologies for a Truly Mobile Society, \u201d in Proceedings of the IEEE International Solid State Circuits Conference, 2000."},{"issue":"2","key":"320364_CR14","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/79.826412","volume":"17","author":"W. Strauss","year":"2000","unstructured":"W. Strauss, \u201cDigital Signal Processing: The New Semiconductor Industry Technology Driver, \u201d IEEE Signal Processing Magazine, vol. 17, no. 2, March 2000, pp. 52\u201356.","journal-title":"IEEE Signal Processing Magazine"},{"issue":"12","key":"320364_CR15","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1109\/2.642810","volume":"30","author":"W. Mangione-Smith","year":"1997","unstructured":"W. Mangione-Smith, B. Hutchings, D. Andrews, A. Dehon, C. Ebeling, R. Hartenstein, O. Mencer, J. Morris, K. Palem, V. Prasanna, and H. Spaanenberg, \u201cSeeking Solutions in Configurable Computing, \u201d IEEE Computer, vol. 30, no. 12, Dec. 1997, pp. 38\u201343.","journal-title":"IEEE Computer"},{"issue":"6","key":"320364_CR16","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1038\/scientificamerican0697-66","volume":"276","author":"J. Villasenor","year":"1997","unstructured":"J. Villasenor and W. Mangione-Smith, \u201cConfigurable Computing, \u201d Scientific American, vol. 276, no. 6, June 1997, pp. 66\u201371.","journal-title":"Scientific American"},{"issue":"4","key":"320364_CR17","doi-asserted-by":"publisher","first-page":"615","DOI":"10.1109\/5.663540","volume":"86","author":"S. Hauck","year":"1998","unstructured":"S. Hauck, \u201cThe Role of FPGAs in Reprogrammable Systems, \u201d in Proceedings of the IEEE, vol. 86, no. 4, April 1998, 615\u2013638.","journal-title":"Proceedings of the IEEE"},{"key":"320364_CR18","doi-asserted-by":"crossref","unstructured":"J. Villasenor and B. Hutchings, \u201cThe Flexibility of Configurable Computing, \u201d IEEE Signal Processing Magazine, Sept. 1998, pp. 67\u201384.","DOI":"10.1109\/79.708541"},{"key":"320364_CR19","unstructured":"Xilinx Corporation, www.xilinx.com, 2000."},{"key":"320364_CR20","unstructured":"Altera Corporation, www.altera.com, 2000."},{"key":"320364_CR21","unstructured":"Xilinx Corporation, The Programmable Logic Data Book, 1994."},{"key":"320364_CR22","unstructured":"Xilinx Corporation, The Programmable Logic Data Book, 1998."},{"key":"320364_CR23","unstructured":"Xilinx Corporation, Virtex Data Sheet, 2000."},{"key":"320364_CR24","doi-asserted-by":"crossref","unstructured":"J. Arnold, D. Buell, and E. Davis, \u201cSplash II, \u201d in Proceedings, 4th ACMSymposium of Parallel Algorithms and Architectures, San Diego, CA, 1992, pp. 316\u2013322.","DOI":"10.1145\/140901.141896"},{"issue":"1","key":"320364_CR25","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/92.486081","volume":"4","author":"J. Vuillemin","year":"1996","unstructured":"J. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. Touati, and P. Boucard, \u201cProgrammable Active Memories: Reconfigurable Systems Come of Age, \u201d IEEE Transactions on VLSI Systems, vol. 4, no. 1, March 1996, pp. 56\u201369.","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"1","key":"320364_CR26","doi-asserted-by":"publisher","first-page":"81","DOI":"10.1109\/2.67197","volume":"24","author":"M. Gokhale","year":"1991","unstructured":"M. Gokhale, W. Holmes, A. Kopser, S. Lucas, R. Minnich, D. Sweeney, and D. Lopresti, \u201cBuilding and Using a Highly Parallel Programmable Logic Array, \u201d Computer, vol. 24, no. 1, Jan. 1991, pp. 81\u201389.","journal-title":"Computer"},{"key":"320364_CR27","doi-asserted-by":"crossref","unstructured":"M. Gokhale and R. Minnich, \u201cFPGA Computing in a Data Parallel C, \u201d in Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1993, pp. 94\u2013101.","DOI":"10.1109\/FPGA.1993.279474"},{"key":"320364_CR28","doi-asserted-by":"crossref","unstructured":"M. Shand, \u201cFlexible Image Acquisition Using Reconfigurable Hardware, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1995, pp. 125\u2013134.","DOI":"10.1109\/FPGA.1995.477418"},{"key":"320364_CR29","doi-asserted-by":"crossref","unstructured":"X.-P. Ling and H. Amano, \u201cWASMII: AData Driven Computer on a Virtual Hardware, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1993, pp. 33\u201342.","DOI":"10.1109\/FPGA.1993.279481"},{"key":"320364_CR30","doi-asserted-by":"crossref","unstructured":"A. Dehon, \u201cDPGA-Coupled Microprocessors: Commodity ICs for the 21st Century, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1994, pp. 31\u201339.","DOI":"10.1109\/FPGA.1994.315596"},{"key":"320364_CR31","unstructured":"Atmel Corporation, AT6000 Data Sheet, 1999."},{"key":"320364_CR32","unstructured":"J.P. Heron, R. Woods, S. Sezer, and R.H. Turner, \u201cDevelopment of a Run-Time Reconfiguration System with Low Reconfiguration Overhead, \u201d Journal of VLSI Signal Processing, 2001."},{"key":"320364_CR33","doi-asserted-by":"crossref","unstructured":"N. Shirazi, W. Luk, and P.Y. Cheung, \u201cAutomating Production of Run-Time Reconfigurable Designs, \u201d in Proceedings, IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1998, pp. 147\u2013156.","DOI":"10.1109\/FPGA.1998.707892"},{"issue":"4","key":"320364_CR34","first-page":"1","volume":"3","author":"N. Hastie","year":"1990","unstructured":"N. Hastie and R. Cliff, \u201cThe Implementation of Hardware Subroutines on Field Programmable Gate Arrays, \u201d in Proceedings, IEEE Custom Integrated Circuits Conference, vol. 3, no. 4, May 1990, pp. 1\u20134.","journal-title":"Proceedings, IEEE Custom Integrated Circuits Conference"},{"key":"320364_CR35","doi-asserted-by":"crossref","unstructured":"M. Wirthlin and B. Hutchings, \u201cA Dynamic Instruction Set Computer, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1995, pp. 99\u2013107.","DOI":"10.1109\/FPGA.1995.477415"},{"key":"320364_CR36","doi-asserted-by":"crossref","unstructured":"R. Amerson, R. Carter, W.B. Culbertson, P. Kuekes, and G. Snider, \u201cTeramac-Configurable Custom Computing, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1995, pp. 32\u201338.","DOI":"10.1109\/FPGA.1995.477406"},{"key":"320364_CR37","doi-asserted-by":"crossref","unstructured":"W.B. Culbertson, R. Amerson, R. Carter, P. Kuekes, and G. Snider, \u201cExploring Architectures for Volume Visualization on the Teramac Computer, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1996, pp. 80\u201388.","DOI":"10.1109\/FPGA.1996.564750"},{"issue":"2","key":"320364_CR38","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1109\/92.238418","volume":"1","author":"J. Varghese","year":"1993","unstructured":"J. Varghese, M. Butts, and J. Batcheller, \u201cAn Efficient Logic Emulation System, \u201d IEEE Transactions on VLSI Systems, vol. 1, no. 2, June 1993, pp. 171\u2013174.","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"6","key":"320364_CR39","doi-asserted-by":"publisher","first-page":"609","DOI":"10.1109\/43.640619","volume":"16","author":"J. Babb","year":"1997","unstructured":"J. Babb, R. Tessier, M. Dahl, S. Hanono, D. Hoki, and A. Agarwal, \u201cLogic Emulation with Virtual Wires, \u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 6, June 1997, pp. 609\u2013626.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"320364_CR40","doi-asserted-by":"crossref","unstructured":"H. Schmit, L. Arnstein, D. Thomas, and E. Lagnese, \u201cBehavioral Synthesis for FPGA-based Computing, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1994, pp. 125\u2013132.","DOI":"10.1109\/FPGA.1994.315591"},{"key":"320364_CR41","doi-asserted-by":"crossref","unstructured":"A. Duncan, D. Hendry, and P. Gray, \u201cAn Overview of the COBRA-ABS High Level Synthesis System, \u201d in Proceedings, IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1998, pp. 106\u2013115.","DOI":"10.1109\/FPGA.1998.707888"},{"key":"320364_CR42","unstructured":"R.J. Peterson, \u201cAn Assessment of the Suitability of Reconfigurable Systems for Digital Signal Processing, \u201d Master's Thesis, Brigham Young University, Department of Electrical and Computer Engineering, Sept. 1995."},{"key":"320364_CR43","unstructured":"J. Babb, M. Rinard, C.A. Moritz, W. Lee, M. Frank, R. Barua, and S. Amarasinghe, \u201cParallelizing Applications to Silicon, \u201d in Proceedings, IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1999."},{"key":"320364_CR44","unstructured":"Texas Instruments Corporation, TMS320C6201 DSP Data Sheet, 2000."},{"key":"320364_CR45","unstructured":"D. Goeckel, \u201cRobust Adaptive Coded Modulation for Time-Varying Channels with Delayed Feedback, \u201d in Proceedings of the Thirty-Fifth Annual Allerton Conference on Communication, Control, and Computing, Oct. 1997, pp. 370\u2013379."},{"key":"320364_CR46","doi-asserted-by":"crossref","unstructured":"T. Isshiki and W.W.-M. Dai, \u201cBit-Serial Pipeline Synthesis for Multi-FPGA Systems with C CC Design Capture, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1996, pp. 38\u201347.","DOI":"10.1109\/FPGA.1996.564741"},{"key":"320364_CR47","unstructured":"Altera Corporation, Flex10K Data Sheet, 1999."},{"key":"320364_CR48","unstructured":"S.R. Park and W. Burleson, \u201cReconfiguration for Power Savings in Real-Time Motion Estimation, \u201d in Proceedings, International Conference on Acoustics, Speech and Signal Processing, 1997."},{"key":"320364_CR49","unstructured":"G.R. Goslin, \u201cA Guide to Using Field Programmable Gate Arrays for Application-Specific Digital Signal Processing Performance, \u201d in Xilinx Application Note, 1998."},{"key":"320364_CR50","doi-asserted-by":"crossref","unstructured":"S. He and M. Torkelson, \u201cFPGA Implementation of FIR Filters Using Pipelined Bit-Serial Canonical Signed Digit Mul-tipliers, \u201d in Custom Integrated Circuits Conference, 1994, pp. 81\u201384.","DOI":"10.1109\/CICC.1994.379762"},{"key":"320364_CR51","doi-asserted-by":"crossref","unstructured":"Y.C. Lim, J.B. Evans, and B. Liu, \u201cAn Efficient Bit-Serial FIR Filter Architecture, \u201d in Circuits, Systems, and Signal Processing, May 1995.","DOI":"10.1007\/BF01213960"},{"issue":"7","key":"320364_CR52","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/82.298385","volume":"41","author":"J.B. Evans","year":"1994","unstructured":"J.B. Evans, \u201cEfficient FIR Filter Architectures Suitable for FPGA Implementation, \u201d IEEE Transactions on Circuits and Systems, vol. 41, no. 7, July 1994, pp. 490\u2013493.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"320364_CR53","doi-asserted-by":"crossref","unstructured":"C.H. Dick, \u201cFPGA Based Systolic Array Architectures for Computing the Discrete Fourier Transform, \u201d in Proceedings, International Symposium on Circuits and Systems, 1996, pp. 465\u2013468.","DOI":"10.1109\/ISCAS.1996.541747"},{"key":"320364_CR54","doi-asserted-by":"crossref","unstructured":"P. Kollig, B.M. Al-Hashimi, and K.M. Abbott, \u201cFPGA Implementation of High Performance FIR Filters, \u201d in Proceedings, International Symposium on Circuits and Systems, 1997, pp. 2240\u20132243.","DOI":"10.1109\/ISCAS.1997.612767"},{"key":"320364_CR55","doi-asserted-by":"crossref","unstructured":"B.V. Herzen, \u201cSignal Processing at 250 MHz using High Performance FPGAs, \u201d in International Symposium on Field Programmable Gate Arrays, Monterey, CA, Feb. 1997, pp. 62\u201368.","DOI":"10.1145\/258305.258313"},{"issue":"3","key":"320364_CR56","doi-asserted-by":"publisher","first-page":"365","DOI":"10.1109\/92.311646","volume":"2","author":"B. Fagin","year":"1994","unstructured":"B. Fagin and C. Renard, \u201cField Programmable Gate Arrays and Floating Point Arithmetic, \u201d IEEE Transactions on VLSI Systems, vol. 2, no. 3, Sept. 1994, pp. 365\u2013367.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"320364_CR57","doi-asserted-by":"crossref","unstructured":"N. Shirazi, A. Walters, and P. Athanas, \u201cQuantitative Analysis of Floating Point Arithmetic on FPGA-based Custom Computing Machines, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1995, pp. 155\u2013162.","DOI":"10.1109\/FPGA.1995.477421"},{"key":"320364_CR58","doi-asserted-by":"crossref","unstructured":"L. Louca, W.H. Johnson, and T.A. Cook, \u201cImplementation of IEEE Single Precision Floating Point Addition and Multiplication on FPGAs, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1996, pp. 107\u2013116.","DOI":"10.1109\/FPGA.1996.564761"},{"key":"320364_CR59","unstructured":"W.B. Ligon, S. McMillan, G. Monn, F. Stivers, and K.D. Underwood, \u201cA Re-evaluation of the Practicality of Floating-Point Operations on FPGAs, \u201d in Proceedings, IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1998."},{"issue":"2","key":"320364_CR60","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/2.347995","volume":"28","author":"P. Athanas","year":"1995","unstructured":"P. Athanas and A.L. Abbott, \u201cReal-Time Image Processing on a Custom Computing Platform, \u201d IEEE Computer, vol. 28, no. 2, Feb. 1995, pp. 16\u201324.","journal-title":"IEEE Computer"},{"key":"320364_CR61","doi-asserted-by":"crossref","unstructured":"A.L. Abbott, P. Athanas, L. Chen, and R. Elliott, \u201cFinding Lines and Building Pyramids with Splash 2, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1994, pp. 155\u2013161.","DOI":"10.1109\/FPGA.1994.315608"},{"key":"320364_CR62","doi-asserted-by":"crossref","unstructured":"N. Ratha, A. Jain, and D. Rover, \u201cConvolution on Splash 2, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1995, pp. 204\u2013213.","DOI":"10.1109\/FPGA.1995.477427"},{"key":"320364_CR63","unstructured":"M. Shand and L. Moll, \u201cHardware\/Software Integration in Solar Polarimetry, \u201d in Proceedings, IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1998, pp. 18\u201326."},{"issue":"1","key":"320364_CR64","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1109\/54.655180","volume":"15","author":"R. Woods","year":"1998","unstructured":"R. Woods, D. Trainer, and J.-P. Heron, \u201cApplying an XC6200 to Real-Time Image Processing, \u201d IEEE Design and Test of Computers, vol. 15, no. 1, Jan. 1998, pp. 30\u201337.","journal-title":"IEEE Design and Test of Computers"},{"key":"320364_CR65","doi-asserted-by":"crossref","unstructured":"B. Box, \u201cField Programmable Gate Array Based Reconfigurable Preprocessor, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1994, pp. 40\u201348.","DOI":"10.1109\/FPGA.1994.315597"},{"key":"320364_CR66","unstructured":"S. Singh and R. Slous, \u201cAccelerating Adobe Photoshop with Reconfigurable Logic, \u201d in Proceedings, IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1998, pp. 18\u201326."},{"key":"320364_CR67","doi-asserted-by":"crossref","unstructured":"R.D. Hudson, D.I. Lehn, and P.M. Athanas, \u201cA Run-Time Reconfigurable Engine for Image Interpolation, \u201d in Proceedings, IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1998, pp. 88\u201395.","DOI":"10.1109\/FPGA.1998.707886"},{"key":"320364_CR68","unstructured":"J. Greenbaum and M. Baxter, \u201cIncreased FPGA Capacity Enables Scalable, Flexible CCMs: An Example from Image Processing, \u201d in Proceedings, IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1997."},{"key":"320364_CR69","unstructured":"J. Woodfill and B.V. Herzen, \u201cReal-Time Stereo Vision on the PARTS Reconfigurable Computer, \u201d in Proceedings, IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1997, pp. 242\u2013250."},{"issue":"1","key":"320364_CR70","doi-asserted-by":"publisher","first-page":"87","DOI":"10.1007\/BF00936948","volume":"12","author":"I. Page","year":"1996","unstructured":"I. Page, \u201cConstructing Hardware-Software Systems from a Single Description, \u201d Journal of VLSI Signal Processing, vol. 12, no. 1, 1996, pp. 87\u2013107.","journal-title":"Journal of VLSI Signal Processing"},{"key":"320364_CR71","doi-asserted-by":"publisher","first-page":"565","DOI":"10.1109\/76.475899","volume":"5","author":"J. Villasenor","year":"1995","unstructured":"J. Villasenor, B. Schoner, and C. Jones, \u201cVideo Communications Using Rapidly Reconfigurable Hardware, \u201d IEEE Transactions on Circuits and Systems for Video Technology, vol. 5, Dec. 1995, pp. 565\u2013567.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"320364_CR72","unstructured":"J. Ferguson and E. Lee, \u201cGenerating Audio Effects Using Dynamic FPGA Reconfiguration, \u201d Computer Design, vol. 36, no. 2, Feb. 1997."},{"issue":"3","key":"320364_CR73","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/54.232468","volume":"10","author":"D.E. Thomas","year":"1993","unstructured":"D.E. Thomas, J.K. Adams, and H. Schmit, \u201cA Model and Methodology for Hardware-Software Codesign, \u201d IEEE Design and Test of Computers, vol. 10, no. 3, Sept. 1993, pp. 6\u201315.","journal-title":"IEEE Design and Test of Computers"},{"key":"320364_CR74","doi-asserted-by":"crossref","unstructured":"M. Rencher and B.L. Hutchings, \u201cAutomated Target Recognition on Splash II, \u201d in Proceedings, IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1997, pp. 192\u2013200.","DOI":"10.1109\/FPGA.1997.624619"},{"key":"320364_CR75","doi-asserted-by":"crossref","unstructured":"J. Villasenor, B. Schoner, K.-N. Chia, and C. Zapata, \u201cConfigurable Computing Solutions for Automated Target Recognition, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1996, pp. 70\u201379.","DOI":"10.1109\/FPGA.1996.564749"},{"key":"320364_CR76","doi-asserted-by":"crossref","unstructured":"D. Yeh, G. Feygin, and P. Chow, \u201cRACER: A Reconfigurable Constraint-Length 14 Viterbi Decoder, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1996.","DOI":"10.1109\/FPGA.1996.564746"},{"key":"320364_CR77","doi-asserted-by":"crossref","unstructured":"G. Brebner and J. Gray, \u201cUse of Reconfigurability in Variable-Length Code Detection at Video Rates, \u201d in Proceedings, Field Programmable Logic and Applications (FPL'95), Oxford, England, Aug. 1995, pp. 429\u2013438.","DOI":"10.1007\/3-540-60294-1_137"},{"issue":"1","key":"320364_CR78","doi-asserted-by":"publisher","first-page":"136","DOI":"10.1109\/92.365460","volume":"3","author":"M. Agarwala","year":"1995","unstructured":"M. Agarwala and P.T. Balsara, \u201cAn Architecture for a DSP Field-Programmable Gate Array, \u201d IEEE Transactions on VLSI Systems, vol. 3, no. 1, March 1995, pp. 136\u2013141.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"320364_CR79","doi-asserted-by":"crossref","unstructured":"T. Arslan, H.I. Eskikurt, and D.H. Horrocks, \u201cHigh Level Performance Estimation for a Primitive Operator Filter FPGA, \u201d in Proceedings, International Symposium on Circuits and Systems, 1998, pp. v237-v240.","DOI":"10.1109\/ISCAS.1998.694453"},{"key":"320364_CR80","unstructured":"A. Ohta, T. Isshiki, and H. Kunieda, \u201cNew FPGA Architecture for Bit-Serial Pipeline Datapath, \u201d in Proceedings, IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1998."},{"issue":"12","key":"320364_CR81","doi-asserted-by":"publisher","first-page":"1895","DOI":"10.1109\/4.173120","volume":"27","author":"D.C. Chen","year":"1992","unstructured":"D.C. Chen and J. Rabaey, \u201cA Reconfigurable Multiprocessor IC for Rapid Prototyping of Algorithmic-Specific High Speed DSP Data Paths, \u201d IEEE Journal of Solid-State Circuits, vol. 27, no. 12, Dec. 1992, pp. 1895\u20131904.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"320364_CR82","doi-asserted-by":"crossref","unstructured":"E. Mirsky and A. Dehon, \u201cMATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1996, pp. 157\u2013166.","DOI":"10.1109\/FPGA.1996.564808"},{"key":"320364_CR83","unstructured":"T. Miyamori and K. Olukotun, \u201cA Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications, \u201d in Proceedings, IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1998."},{"key":"320364_CR84","doi-asserted-by":"crossref","unstructured":"A. Marshall, T. Stansfield, I. Kostarnov, J. Vuillemin, and B. Hutchings, \u201cA Reconfigurable Arithmetic Array for Multimedia Applications, \u201d in International Symposium on Field Programmable Gate Arrays, Monterey, CA, Feb. 1999, pp. 135\u2013143.","DOI":"10.1145\/296399.296444"},{"key":"320364_CR85","doi-asserted-by":"crossref","unstructured":"R. Bittner and P. Athanas, \u201cWormhole Run-time Reconfiguration, \u201d in International Symposium on Field Programmable Gate Arrays, Monterey, CA, Feb. 1997, pp. 79\u201385.","DOI":"10.1145\/258305.258315"},{"key":"320364_CR86","doi-asserted-by":"crossref","unstructured":"S.C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R.R. Taylor, and R. Laufer, \u201cPipeRench: A Coprocessor for Streaming Multimedia Acceleration, \u201d in Proceedings, International Symposium on Computer Architecture, Atlanta, GA, June 1999, pp. 28\u201339.","DOI":"10.1145\/307338.300982"},{"key":"320364_CR87","doi-asserted-by":"crossref","unstructured":"C. Ebeling, D. Cronquist, P. Franklin, J. Secosky, and S.G. Berg, \u201cMapping Applications to the RaPiD Configurable Architecture, \u201d in Proceedings, IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1997, pp. 106\u2013115.","DOI":"10.1109\/FPGA.1997.624610"},{"issue":"2","key":"320364_CR88","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1007\/BF01607881","volume":"6","author":"M. Leeser","year":"1993","unstructured":"M. Leeser, R. Chapman, M. Aagaard, M. Linderman, and S. Meier, \u201cHigh Level Synthesis and Generating FPGAs with the BEDROC System, \u201d Journal of VLSI Signal Processing, vol. 6, no. 2, 1993, pp. 191\u2013213.","journal-title":"Journal of VLSI Signal Processing"},{"key":"320364_CR89","doi-asserted-by":"crossref","unstructured":"A. Wenban and G. Brown, \u201cA Software Development System for FPGA-based Data Acquisition Systems, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1996, pp. 28\u201337.","DOI":"10.1109\/FPGA.1996.564739"},{"key":"320364_CR90","doi-asserted-by":"crossref","unstructured":"W. Luk, N. Shirazi, and P.Y. Cheung, \u201cModelling and Optimising Run-Time Reconfigurable Systems, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1996, pp. 167\u2013176.","DOI":"10.1109\/FPGA.1996.564815"},{"key":"320364_CR91","doi-asserted-by":"crossref","unstructured":"J. Burns, A. Donlin, J. Hogg, S. Singh, and M. de Wit, \u201cA Dynamic Reconfiguration Run-Time System, \u201d in Proceedings, IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1997, pp. 66\u201375.","DOI":"10.1109\/FPGA.1997.624606"},{"key":"320364_CR92","doi-asserted-by":"crossref","unstructured":"P. Athanas and R. Hudson, \u201cUsing Rapid Prototyping to Teach the Design of Complete Computing Solutions, \u201d in Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1996.","DOI":"10.1109\/FPGA.1996.564752"},{"key":"320364_CR93","unstructured":"Mirotech Corporation, Mirotech Data Sheet, 1999. www.mirotech.com."},{"key":"320364_CR94","doi-asserted-by":"crossref","unstructured":"D. Sylvester and K. Keutzer, \u201cGetting to the Bottom of Deep Submicron, \u201d in Proceedings, International Conference on Computer-Aided Design, Oct. 1998, pp. 203\u2013211.","DOI":"10.1145\/288548.288614"},{"key":"320364_CR95","first-page":"2","volume":"3021","author":"P. Pirsch","year":"1997","unstructured":"P. Pirsch, A. Freimann, and M. Berekovic, \u201cArchitectural Approaches for Multimedia Processors, \u201d in Proceedings of Multimedia Hardware Architecture, SPIE, 1997, vol. 3021, pp. 2\u201313.","journal-title":"Proceedings of Multimedia Hardware Architecture, SPIE"},{"key":"320364_CR96","doi-asserted-by":"crossref","unstructured":"W. Dally and J. Poulton, Digital Systems Engineering. Cambridge University Press, 1999.","DOI":"10.1017\/CBO9781139166980"},{"key":"320364_CR97","unstructured":"M. Petronino, R. Bambha, J. Carswell, and W. Burleson, \u201cAn FPGA-based Data Acquisition System for a 95 GHz W-band Radar, \u201d in Proceedings, International Conference on Acoustics, Speech, and Signal Processing, 1997, pp. 3037\u20133040."},{"key":"320364_CR98","unstructured":"H. Zhang, V. Prabhu, V. George, M. Wan, M. Benes, A. Abnous, and J.M. Rabaey, \u201cA 1V Heterogeneous Reconfigurable Processor IC for Baseband Wireless Applications, \u201d in Proceedings of the IEEE International Solid State Circuits Conference, 2000."},{"key":"320364_CR99","unstructured":"M. Wan, H. Zhang, V. George, M. Benes, A. Abnous, V. Prabhu, and J. Rabaey, \u201cDesign Methodology of a Low-Energy Recon-figurable Single-Chip DSP System, \u201d Journal of VLSI Signal Processing, 2001."},{"key":"320364_CR100","unstructured":"R. Tessier, \u201cAdaptive Systems-on-a-Chip, \u201d in University of Massachusetts, Department of ECE Technical Memo, 2000. www.ecs.umass.edu\/ece\/tessier."},{"key":"320364_CR101","doi-asserted-by":"publisher","first-page":"434","DOI":"10.1007\/BFb0014216","volume":"1033","author":"K. McKinley","year":"1995","unstructured":"K. McKinley, S.K. Singhai, G.E. Weaver, and C.C. Weems, \u201cCompiler Architectures for Heterogeneous Processing, \u201d Languages and Compilers for Parallel Processing, pp. 434\u2013449, Aug. 1995, Lecture Notes in Computer Science, vol. 1033.","journal-title":"Languages and Compilers for Parallel Processing"},{"issue":"2","key":"320364_CR102","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/MSP.1998.664664","volume":"15","author":"K. Konstantinides","year":"1998","unstructured":"K. Konstantinides, \u201cVLIW Architectures for Media Processing, \u201d IEEE Signal Processing Magazine, vol. 15, no. 2, March 1998, pp. 16\u201319.","journal-title":"IEEE Signal Processing Magazine"},{"key":"320364_CR103","unstructured":"Synopsys Corporation, www.synopsys.com, 2000."},{"key":"320364_CR104","first-page":"152","volume":"4","author":"J.T. Buck","year":"1994","unstructured":"J.T. Buck, S. Ha, E.A. Lee, and D.G. Messerschmitt, \u201cPtolemy: A Framework for Simulating and Prototyping Heterogeneous Systems, \u201d International Journal of Computer Simulation, vol. 4, 1994, pp. 152\u2013184.","journal-title":"International Journal of Computer Simulation"},{"key":"320364_CR105","doi-asserted-by":"crossref","unstructured":"R. Tessier, \u201cIncremental Compilation for Logic Emulation, \u201d in IEEE Tenth International Workshop on Rapid System Prototyping, Clearwater, Florida, June 1999, pp. 236\u2013241.","DOI":"10.1109\/IWRSP.1999.779059"},{"issue":"2","key":"320364_CR106","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1049\/cae.1988.0015","volume":"5","author":"H. DeMan","year":"1988","unstructured":"H. DeMan, J. Rabaey, J. Vanhoof, G. Goosens, P. Six, and L. Claesen, \u201cCATHEDRAL-II-A Computer-Aided Synthesis System for Digital Signal Processing VLSI Systems, \u201d Computer-Aided Engineering Journal, vol. 5, no. 2, April 1988, pp. 55\u201366.","journal-title":"Computer-Aided Engineering Journal"},{"issue":"9","key":"320364_CR107","doi-asserted-by":"publisher","first-page":"1277","DOI":"10.1109\/4.535411","volume":"31","author":"M. Horowitz","year":"1996","unstructured":"M. Horowitz and R. Gonzalez, \u201cEnergy Dissipation in General Purpose Processors, \u201d Journal of Solid State Circuits, vol. 31, no. 9, Nov. 1996, pp. 1277\u20131284.","journal-title":"Journal of Solid State Circuits"},{"key":"320364_CR108","doi-asserted-by":"crossref","unstructured":"V. Lakamraju and R. Tessier, \u201cTolerating Operational Faults in Cluster-Based FPGAs, \u201d in International Symposium on Field Programmable Gate Arrays, Monterey, CA, Feb. 2000, pp. 187\u2013194.","DOI":"10.1145\/329166.329205"},{"issue":"10","key":"320364_CR109","doi-asserted-by":"publisher","first-page":"2821","DOI":"10.1109\/78.790662","volume":"47","author":"M. Goel","year":"1999","unstructured":"M. Goel and N.R. Shanbhag, \u201cDynamic Algorithm Transforms for Low-power Adaptive Equalizers, \u201d IEEE Transactions on Signal Processing, vol. 47, no. 10, Oct. 1999, pp. 2821\u20132832.","journal-title":"IEEE Transactions on Signal Processing"},{"issue":"4","key":"320364_CR110","doi-asserted-by":"publisher","first-page":"463","DOI":"10.1109\/92.805753","volume":"7","author":"M. Goel","year":"1999","unstructured":"M. Goel and N.R. Shanbhag, \u201cDynamic Algorithm Transforms (DAT): A Systematic Approach to Low-power Reconfigurable Signal Processing, \u201d IEEE Transactions on VLSI Systems, vol. 7, no. 4, Dec. 1999, pp. 463\u2013476.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"320364_CR111","unstructured":"J. Tschanz and N.R. Shanbhag, \u201cA Low-power Reconfigurable Adaptive Equalizer Architecture, \u201d in Proceedings of the Asilomar Conference on Signals, Systems, and Computers, Monterey, CA, Oct. 1999."},{"key":"320364_CR112","doi-asserted-by":"crossref","unstructured":"S.R. Park and W. Burleson, \u201cConfiguration Cloning: Exploiting Regularity in Dynamic DSP Architectures, \u201d in International Symposium on Field Programmable Gate Arrays, Monterey, CA, Feb. 1999, pp. 81\u201389.","DOI":"10.1145\/296399.296433"},{"key":"320364_CR113","doi-asserted-by":"crossref","unstructured":"S. Hauck, Z. Li, and E. Schwabe, \u201cConfiguration Compression for the Xilinx XC6200 FPGA, \u201d in Proceedings, IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1998, pp. 138\u2013146.","DOI":"10.1109\/FPGA.1998.707891"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008155020711.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008155020711\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008155020711.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:54:11Z","timestamp":1754906051000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008155020711"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,5]]},"references-count":113,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2001,5]]}},"alternative-id":["320364"],"URL":"https:\/\/doi.org\/10.1023\/a:1008155020711","relation":{},"ISSN":["0922-5773"],"issn-type":[{"value":"0922-5773","type":"print"}],"subject":[],"published":{"date-parts":[[2001,5]]},"assertion":[{"value":"1 May 2001","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}