{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:56:16Z","timestamp":1755222976063,"version":"3.43.0"},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1999,9,1]],"date-time":"1999-09-01T00:00:00Z","timestamp":936144000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,9,1]],"date-time":"1999-09-01T00:00:00Z","timestamp":936144000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[1999,9]]},"DOI":"10.1023\/a:1008177205744","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T08:17:47Z","timestamp":1040545067000},"page":"173-195","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Architectural Synthesis of Computational Engines for Subband Adaptive Filtering"],"prefix":"10.1007","volume":"22","author":[{"given":"S.","family":"Ramanathan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Visvanathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.K.","family":"Nandy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1999,9,1]]},"reference":[{"issue":"1","key":"237168_CR1","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/92.555987","volume":"5","author":"P. Schaumont","year":"1997","unstructured":"P. Schaumont, B. Vanthournout, I. Bolsens, and H.J. De Man, \"Synthesis of pipelined DSP accelerators with dynamic scheduling,\" IEEE Trans. on VLSI Systems, Vol. 5, No. 1, pp. 59\u201367, March 1997.","journal-title":"IEEE Trans. on VLSI Systems"},{"issue":"3","key":"237168_CR2","doi-asserted-by":"publisher","first-page":"329","DOI":"10.1109\/92.609876","volume":"5","author":"A. Bugeja","year":"1997","unstructured":"A. Bugeja and W. Yang, \"A reconfigurable VLSI coprocessing system for the block matching algorithm,\" IEEE Trans. VLSI Systems, Vol. 5, No. 3, pp. 329\u2013337, Sept. 1997.","journal-title":"IEEE Trans. VLSI Systems"},{"key":"237168_CR3","unstructured":"J. Rabaey, \"Reconfigurable computing-the road to low-power DSP,\" Proc. ICASSP, pp. 275\u2013278, 1997."},{"issue":"1","key":"237168_CR4","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1109\/92.555994","volume":"5","author":"L. Raffo","year":"1997","unstructured":"L. Raffo, S.P. Sabatini, M. Mantelli, and G.M. Bisio, \u201cDesign of an ASIP architecture for low-level visual elaborations,\u201d IEEE Trans. VLSI Systems, Vol. 5, No. 1, pp. 145\u2013153, March 19","journal-title":"IEEE Trans. VLSI Systems"},{"issue":"1","key":"237168_CR5","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1109\/92.486078","volume":"4","author":"H. Dawid","year":"1996","unstructured":"H. Dawid, G. Fettweis, and H. Meyr, \"A CMOS IC for Gb\/s viterbi decoding: System design and VLSI implementation,\" IEEE Trans. VLSI Systems, Vol. 4, No. 1, pp. 17\u201331, March 1996.","journal-title":"IEEE Trans. VLSI Systems"},{"key":"237168_CR6","volume-title":"Adaptive Signal Processing","author":"B. Widrow","year":"1985","unstructured":"B. Widrow and S.D. Sterns, Adaptive Signal Processing, Prentice-Hall, Englewood Cliffs, NJ, 1985."},{"key":"237168_CR7","volume-title":"Adaptive Filter Theory","author":"S. Haykin","year":"1991","unstructured":"S. Haykin, Adaptive Filter Theory, Prentice-Hall, Englewood Cliffs, NJ, 1991."},{"key":"237168_CR8","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1016\/0165-1684(84)90013-6","volume":"6","author":"W.A. Gardner","year":"1984","unstructured":"W.A. Gardner, \"Learning characteristics of stochastic-gradientdescent algorithms: A general study, analysis, and critique,\" Signal Processing, Vol. 6, pp. 113\u2013133, 1984.","journal-title":"Signal Processing"},{"issue":"2","key":"237168_CR9","doi-asserted-by":"publisher","first-page":"267","DOI":"10.1109\/78.485923","volume":"44","author":"B. Hassibi","year":"1996","unstructured":"B. Hassibi, A.H. Sayed, and T. Kailath, \"H? optimality of the LMS algorithm,\" IEEE Trans. Signal Processing, Vol. 44, No. 2, pp. 267\u2013279, Feb. 1996.","journal-title":"IEEE Trans. Signal Processing"},{"issue":"12","key":"237168_CR10","doi-asserted-by":"publisher","first-page":"753","DOI":"10.1109\/82.260240","volume":"40","author":"N.R. Shanbhag","year":"1993","unstructured":"N.R. Shanbhag and K.K. Parhi, \"Relaxed look-ahead pipelined LMS adaptive filters and their application to ADPCM coder,\" IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 40, No. 12, pp. 753\u2013766, Dec. 1993.","journal-title":"IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing"},{"issue":"5","key":"237168_CR11","doi-asserted-by":"publisher","first-page":"1276","DOI":"10.1109\/78.575700","volume":"45","author":"N.R. Shanbhag","year":"1997","unstructured":"N.R. Shanbhag and M. Goel, \"Low-power adaptive filter architectures and their application to 51.84Mb\/s ATM-LAN,\" IEEE Trans. Signal Processing, Vol. 45, No. 5, pp. 1276\u20131290, May 1997.","journal-title":"IEEE Trans. Signal Processing"},{"key":"237168_CR12","doi-asserted-by":"crossref","unstructured":"J.J. Shynk, \"Frequency-domain and multirate adaptive filtering,\" IEEE Signal Processing Magazine, pp. 14\u201337, Jan. 1992.","DOI":"10.1109\/79.109205"},{"issue":"8","key":"237168_CR13","doi-asserted-by":"publisher","first-page":"1862","DOI":"10.1109\/78.149989","volume":"40","author":"A. Gilloire","year":"1992","unstructured":"A. Gilloire and M. Vetterli, \"Adaptive filtering in subbands with critical sampling: Analysis, experiments, and application to acoustic echo cancellation,\" IEEE Trans. Signal Processing, Vol. 40, No. 8, pp. 1862\u20131875, Aug. 1992.","journal-title":"IEEE Trans. Signal Processing"},{"key":"237168_CR14","doi-asserted-by":"crossref","unstructured":"M.R. Petraglia and R.G. Alves, \"Newresults on adaptive filtering using filter banks,\" ISCAS, pp. 2321\u20132324, 1997.","DOI":"10.1109\/ISCAS.1997.612787"},{"key":"237168_CR15","doi-asserted-by":"crossref","unstructured":"H. Ochi, Y. Higa, and S. Kinjo, \"A subband adaptive filter with the optimum analysis filter bank,\" ICASSP, pp. 993\u2013996, 1995.","DOI":"10.1109\/ICASSP.1995.480343"},{"key":"237168_CR16","doi-asserted-by":"crossref","unstructured":"Y. Higa, H. Ochi, and S. Kinjo, \"An over-sampling subband adaptive filter with the optimal real filter bank,\" ICASSP'97, pp. 2309\u20132312.","DOI":"10.1109\/ICASSP.1997.599514"},{"key":"237168_CR17","doi-asserted-by":"crossref","unstructured":"\"The past, present and future of audio signal processing,\" in IEEE Signal Processing Magazine, M. Kahrs <nt>(Ed.)<\/nt>, Audio & Electroacoustics Technical Committee, pp. 30\u201357, Sept. 1997.","DOI":"10.1109\/79.618000"},{"key":"237168_CR18","unstructured":"\"Coding of moving pictures and associated audio for digital storage media at up to about 1.5Mb\/s,\" ISO\/IEC 11172\u20133, Aug. 1993."},{"issue":"9","key":"237168_CR19","doi-asserted-by":"publisher","first-page":"2811","DOI":"10.1109\/78.236504","volume":"41","author":"D.T.M. Slock","year":"1993","unstructured":"D.T.M. Slock, \"On the convergence behavior of theLMSand the normalized LMS algorithms,\" IEEE Trans. Signal Processing, Vol. 41, No. 9, pp. 2811\u20132825, Sept. 1993.","journal-title":"IEEE Trans. Signal Processing"},{"issue":"6","key":"237168_CR20","first-page":"505","volume":"139","author":"S.E. McQuillan","year":"1992","unstructured":"S.E. McQuillan and J.V. McCanny, \"VLSI module for highperformance multiply, square root and divide,\" IEE Proc.-E, Vol. 139, No. 6, pp. 505\u2013510, Nov. 1992.","journal-title":"IEE Proc.-E"},{"issue":"1","key":"237168_CR21","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1109\/78.258122","volume":"42","author":"T.Q. Nguyen","year":"1994","unstructured":"T.Q. Nguyen, \"Near-perfect-reconstruction pseudo-QMF banks,\" IEEE Trans. Signal Processing, Vol. 42, No. 1, pp. 65\u201376, Jan. 1994.","journal-title":"IEEE Trans. Signal Processing"},{"key":"237168_CR22","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"A.P. Chandrakasan","year":"1992","unstructured":"A.P. Chandrakasan, S. Sheng, and R.W. Broderson, \"Low-power CMOS digital design,\" IEEE J. Solid-State Circuits, Vol. 27, pp. 473\u2013484, April 1992.","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"237168_CR23","doi-asserted-by":"publisher","first-page":"1397","DOI":"10.1109\/29.31293","volume":"37","author":"G. Long","year":"1989","unstructured":"G. Long, F. Ling, and J.G. Proakis, \"The LMS algorithm with delayed coefficient adaptation,\" IEEE Trans. Accoustic, Speech and Signal Processing, Vol. 37, No. 9, pp. 1397\u20131405, September 1989, and corrections, Vol. 40, No. 1, pp. 230-232, Jan. 1992.","journal-title":"IEEE Trans. Accoustic, Speech and Signal Processing"},{"key":"237168_CR24","doi-asserted-by":"crossref","unstructured":"T. Ernst and A. Kaelin, \"Analysis of the LMS algorithm with delayed coefficient update,\" ISCAS'95, pp. 1247\u20131250.","DOI":"10.1109\/ISCAS.1995.520371"},{"issue":"1","key":"237168_CR25","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/S0167-9260(98)00013-3","volume":"27","author":"S. Ramanathan","year":"1999","unstructured":"S. Ramanathan and V. Visvanathan, \"Low-power pipelinedLMS adaptive filter architectures with minimal adaptation delay,\" INTEGRATION, the VLSI journal, Vol. 27, No. 1, pp. 1\u201332, Jan. 1999.","journal-title":"INTEGRATION, the VLSI journal"},{"key":"237168_CR26","doi-asserted-by":"crossref","unstructured":"S. Ramanathan and V. Visvanathan, \"A systolic architecture for LMS adaptive filtering with minimal adaptation delay,\" Proc. 9th Intl. Conf. VLSI Design, Bangalore, India, pp. 286\u2013289, Jan. 1996.","DOI":"10.1109\/ICVD.1996.489612"},{"key":"237168_CR27","doi-asserted-by":"crossref","unstructured":"S. Ramanathan and V. Visvanathan, \"Low-power configurable processor array for DLMS adaptive filtering,\" Proc. 10th Intl. Conf. VLSI Design, pp. 198\u2013203, 1997.","DOI":"10.1109\/ICVD.1997.568076"},{"key":"237168_CR28","series-title":"Technical Report","volume-title":"Low-power architectures forDLMSadaptive filtering","author":"S. Ramanathan","year":"1996","unstructured":"S. Ramanathan and V. Visvanathan, \"Low-power architectures forDLMSadaptive filtering,\" Technical Report 96\u20133, September 30 1996 (Revised on July 30 1997) SERC Department, Indian Institute of Science, Bangalore, India."},{"key":"237168_CR29","first-page":"41","volume":"1","author":"C.E. Leiserson","year":"1983","unstructured":"C.E. Leiserson and J.B. Saxe, \"Optimizing synchronous systems,\" J. VLSI and Computer Systems, Vol. 1, pp. 41\u201367, 1983.","journal-title":"J. VLSI and Computer Systems"},{"issue":"1","key":"237168_CR30","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/4.109555","volume":"27","author":"K.K. Parhi","year":"1992","unstructured":"K.K. Parhi, C.-Y. Wang, and A.P. Brown, \"Synthesis of control circuits in folded pipelined DSP architecture,\" IEEE J. Solid-State Circuits, Vol. 27, No. 1, pp. 29\u201343, Jan. 1992.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"237168_CR31","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1007\/BF02406474","volume":"9","author":"K.K. Parhi","year":"1995","unstructured":"K.K. Parhi, \"High-level algorithm and architecture transformations for DSP synthesis,\" J. VLSI Signal Processing, Vol. 9, No. 1, pp. 121\u2013143, Jan. 1995.","journal-title":"J. VLSI Signal Processing"},{"issue":"1","key":"237168_CR32","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/43.363126","volume":"14","author":"A.P. Chandrakasan","year":"1995","unstructured":"A.P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R.W. Broderson, \"Optimizing power using transformations,\" IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No. 1, pp. 12\u201331, Jan. 1995.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"5","key":"237168_CR33","doi-asserted-by":"publisher","first-page":"1136","DOI":"10.1109\/4.62134","volume":"25","author":"V.V. Kaenal","year":"1990","unstructured":"V.V. Kaenal, P. Macken, and M.G.R. Degrauwe, \"A voltage reduction technique for battery-operated systems,\" IEEE J. Solid-State Circuits, Vol. 25, No. 5, pp. 1136\u20131140, Oct. 1990.","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"237168_CR34","doi-asserted-by":"publisher","first-page":"425","DOI":"10.1109\/92.645069","volume":"5","author":"V. Gutnik","year":"1997","unstructured":"V. Gutnik and A.P. Chandrakasan, \"Embedded power supply for low-power DSP,\" IEEE Trans. VLSI Systems, Vol. 5, No. 4, pp. 425\u2013435, Dec. 1997.","journal-title":"IEEE Trans. VLSI Systems"},{"issue":"3","key":"237168_CR35","doi-asserted-by":"publisher","first-page":"255","DOI":"10.1109\/82.486471","volume":"43","author":"B.E. Usevitch","year":"1996","unstructured":"B.E. Usevitch and M.T. Orchard, \"Adaptive filtering using filter banks,\" IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 43, No. 3, pp. 255\u2013265, March 1996.","journal-title":"IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing"},{"key":"237168_CR36","volume-title":"Multirate Systems and Filter Banks","author":"P.P. Vaidyanathan","year":"1993","unstructured":"P.P. Vaidyanathan, Multirate Systems and Filter Banks, Prentice Hall, Englewood Cliffs, NJ, 1993."},{"key":"237168_CR37","volume-title":"VLSI Array Processors","author":"S. Y. Kung","year":"1988","unstructured":"S. Y. Kung, VLSI Array Processors, Prentice Hall, Englewood Cliffs, NJ, 1988."},{"key":"237168_CR38","volume-title":"Digital Signal Processing","author":"A.V. Oppenheim","year":"1989","unstructured":"A.V. Oppenheim and R. W. Schafer, Digital Signal Processing, Prentice Hall, Englewood Cliffs, NJ, 1989."},{"issue":"1","key":"237168_CR39","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/97.365516","volume":"2","author":"P.L. De Leon","year":"1995","unstructured":"P.L. De Leon and D.M. Etter, \"Experimental results with increased bandwidth analysis filters in oversampled, subband acoustic echo cancelers,\" IEEE Signal Prcoessing Letters, Vol. 2, No. 1, pp. 1\u20133, Jan. 1995.","journal-title":"IEEE Signal Prcoessing Letters"},{"key":"237168_CR40","unstructured":"V. Visvanathan and S. Ramanathan, \"Synthesis of energyefficient configurable processor array,\" Proc. Intl. Workshop on Parallel Processing, Bangalore, pp. 627\u2013632, 1994."},{"issue":"1","key":"237168_CR41","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/92.486080","volume":"4","author":"M.B. Srivastava","year":"1996","unstructured":"M.B. Srivastava, A.P. Chandrakasan, and R.W. Broderson, \"Predictive system shutdown and other architectural techniques for energy efficient programmable computation,\" IEEE Trans. VLSI Systems, Vol. 4, No. 1, pp. 42\u201355, March 1996.","journal-title":"IEEE Trans. VLSI Systems"},{"issue":"5","key":"237168_CR42","doi-asserted-by":"publisher","first-page":"656","DOI":"10.1109\/4.509848","volume":"31","author":"R.A. Hawley","year":"1996","unstructured":"R.A. Hawley, B.C. Wong, T. Lin, J. Laskowski, and H. Samueli, \"Design techniques for silicon compiler implementations of high-speed FIR digital filters,\" IEEE Trans. Solid-State Circuits, Vol. 31, No. 5, pp. 656\u2013667, May 1996.","journal-title":"IEEE Trans. Solid-State Circuits"},{"issue":"9","key":"237168_CR43","doi-asserted-by":"publisher","first-page":"637","DOI":"10.1109\/82.536760","volume":"43","author":"H-R. Lee","year":"1996","unstructured":"H-R. Lee, C-W. Jen, and C-M. Liu, \"A new hardware-efficient architecture for programmable FIR filters,\" IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 43, No. 9, pp. 637\u2013644, Sept. 1996.","journal-title":"IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008177205744.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008177205744\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008177205744.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:42:47Z","timestamp":1754905367000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008177205744"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,9]]},"references-count":43,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1999,9]]}},"alternative-id":["237168"],"URL":"https:\/\/doi.org\/10.1023\/a:1008177205744","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1999,9]]},"assertion":[{"value":"1 September 1999","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}