{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:56:11Z","timestamp":1755222971753,"version":"3.43.0"},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2001,2,1]],"date-time":"2001-02-01T00:00:00Z","timestamp":980985600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2001,2,1]],"date-time":"2001-02-01T00:00:00Z","timestamp":980985600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[2001,2]]},"DOI":"10.1023\/a:1008187901411","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T08:17:47Z","timestamp":1040545067000},"page":"171-186","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Exploring Hypermedia Processor Design Space"],"prefix":"10.1007","volume":"27","author":[{"given":"Chunho","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johnson","family":"Kin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miodrag","family":"Potkonjak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William H.","family":"Mangione-Smith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,2,1]]},"reference":[{"key":"310981_CR1","doi-asserted-by":"crossref","unstructured":"F. Kretz and F. Colaitis, \u201cStandardizing Hypermedia Information Objects, \u201d IEEE Communications Magazine, 1992, pp. 60\u201370.","DOI":"10.1109\/35.137480"},{"issue":"1","key":"310981_CR2","first-page":"10","volume":"1","author":"T. Berners-Lee","year":"1992","unstructured":"T. Berners-Lee, R. Cailliau, J. Groff, and B. Pollerman, \u201cWorld Wide Web: The Information Universe\u201d Internet Research: Electronic Networking Research Application and Policy, vol. 1, no. 1, 1992, pp. 10\u201324.","journal-title":"Internet Research: Electronic Networking Research Application and Policy"},{"issue":"8","key":"310981_CR3","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1145\/179606.179671","volume":"37","author":"T. Berners-Lee","year":"1994","unstructured":"T. Berners-Lee, R. Cailliau, A. Luotonen, H.F. Nielsen, and A. Secret, \u201cThe World Wide Web. \u201d Communications of ACM, vol. 37, no. 8, 1994, pp. 76\u201382.","journal-title":"Communications of ACM"},{"issue":"2","key":"310981_CR4","first-page":"41","volume":"37","author":"K. Gronbaek","year":"1994","unstructured":"K. Gronbaek and R. Trigg, \u201cDesign Issues for a Dexter-Based Hypermedia System, \u201d Communications of ACM, vol. 37, no. 2 1994, pp. 41\u201349.","journal-title":"Communications of ACM"},{"issue":"2","key":"310981_CR5","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1145\/175235.175239","volume":"37","author":"L. Hardman","year":"1994","unstructured":"L. Hardman, D. Bulterman, and G. van Rossum, \u201cThe Ams-terdam Hypermedia Model: Adding Time and Context to the Dexter Model, \u201d Communications of ACM, vol. 37, no. 2, 1994, pp. 50\u201362.","journal-title":"Communications of ACM"},{"issue":"2","key":"310981_CR6","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1145\/175235.175241","volume":"37","author":"J. Leggett","year":"1994","unstructured":"J. Leggett and J. Schnase, Viewing Dexter With Open Eyes, Communications of ACM, vol. 37, no. 2, 1994, pp. 77\u201386.","journal-title":"Communications of ACM"},{"key":"310981_CR7","unstructured":"V. Bush, \u201cAs We May Think. \u201d The Atlantic MonthlyJuly 1945."},{"key":"310981_CR8","unstructured":"T. Nelson, \u201cA File Structure for the Complex, the Changing and the Intermediate, \u201d in ACM 20th National Conference, 1965."},{"issue":"7","key":"310981_CR9","doi-asserted-by":"publisher","first-page":"836","DOI":"10.1145\/48511.48514","volume":"31","author":"F. Halasz","year":"1988","unstructured":"F. Halasz, \u201cReflections on Note-Cards: Seven Issues for the Next Generation of Hypermedia Systems, \u201d Communications of ACM, vol. 31, no. 7, 1988, pp. 836\u2013852.","journal-title":"Communications of ACM"},{"key":"310981_CR10","doi-asserted-by":"crossref","unstructured":"M. Kessler, \u201cDistributed Hypermedia, \u201d in Proceedings of Southcon '951995, pp. 190\u2013195.","DOI":"10.1109\/SOUTHC.1995.516101"},{"issue":"1","key":"310981_CR11","first-page":"39","volume":"2","author":"F. Kappe","year":"1993","unstructured":"F. Kappe, H. Maurer, and N. Sherboken, \u201cHyper-G: A Universal Hypermedia Systems, \u201d Journal of Educational Multimedia and Hypermedia, vol. 2, no. 1, 1993, pp. 39\u201366.","journal-title":"Journal of Educational Multimedia and Hypermedia"},{"key":"310981_CR12","doi-asserted-by":"crossref","unstructured":"S. Banerjia, W.A. Havanki, and T.M. Conte, \u201cTreegion Schedul-ing for Highly Parallel Processors, \u201d in Euro-Par, Passau, Germany 1997, pp. 1074\u20131078.","DOI":"10.1007\/BFb0002855"},{"key":"310981_CR13","doi-asserted-by":"publisher","first-page":"478","DOI":"10.1109\/TC.1981.1675827","volume":"C-30","author":"J.A. Fisher","year":"1981","unstructured":"J.A. Fisher, \u201cTrace Scheduling: A Technique for Global Microcode Compaction, \u201d IEEE Transactions on Computing, vol. C-30, 1981, pp. 478\u2013490.","journal-title":"IEEE Transactions on Computing"},{"key":"310981_CR14","unstructured":"P.Y. Hsu, \u201cHighly Concurrent Scalar Processing, \u201d Technical Report CSG-49, Coordinated Science Laboratory, University of Illinois, Urbana-Champaign, 1986."},{"key":"310981_CR15","unstructured":"W.M.W. Hwu, S.A. Mahlke, W.Y. Chen, P.P. Chang, N.J. Warter, R.A. Bringmann, R.G. Ouellette, R.E. Hank, T. Kiyohara, G.E. Haab, J.G. Holm, and D.M. Lavery, \u201cThe Superblock: An Effec-tive Technique for VLIWand Superscalar Compilation, \u201d Journal of Supercomputing, 1993."},{"key":"310981_CR16","doi-asserted-by":"crossref","unstructured":"S.A. Mahlke, D.C. Lin, W.Y. Chen, R.E. Hank, and R.A. Bringmann, \u201cEffective Compiler Support for Predicated Exe-cution Using the Hyperblock, \u201d in International Symposium on Microarchitecture, 1992.","DOI":"10.1145\/144965.144998"},{"key":"310981_CR17","doi-asserted-by":"crossref","unstructured":"R.P. Colwell, R.P. Nix, J.J. O'Donnell, D.B. Papworth, and P.K. Rodman, \u201cA VLIW Architecture for a Trace Scheduling Compiler, \u201d in Proceedings of ASPLOS-II, 1982, pp. 180\u2013192.","DOI":"10.1145\/36206.36201"},{"key":"310981_CR18","first-page":"14","volume":"11","author":"J. Turley","year":"1997","unstructured":"J. Turley and H. Hakkarainen, \u201cTI's New 'C6x DSP Screams at 1,600 MIPS, \u201d The Microprocessor Report, vol. 11, 1997, pp. 14\u201317.","journal-title":"TI's New 'C6x DSP Screams at 1,600 MIPS"},{"key":"310981_CR19","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/40.592309","volume":"17","author":"P. Kalapathy","year":"1997","unstructured":"P. Kalapathy, \u201cHardware-Software Interactions on MPACT, \u201d IEEE Micro, vol. 17, 1997, pp. 20\u201326.","journal-title":"IEEE Micro"},{"key":"310981_CR20","first-page":"34","volume":"17","author":"C. Hansen","year":"1997","unstructured":"C. Hansen, \u201cMicroUnity's MediaProcessor Architecture, \u201d IEEE Micro, vol. 17, 1997, pp. 34\u201341.","journal-title":"IEEE Micro"},{"key":"310981_CR21","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/40.641590","volume":"17","author":"R.B. Lee","year":"1997","unstructured":"R.B. Lee and M.D. Smith, \u201cMedia Processing: A New Design Target, \u201d IEEE Micro, vol. 17, 1997, pp. 6\u20139.","journal-title":"IEEE Micro"},{"issue":"4","key":"310981_CR22","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/40.526924","volume":"16","author":"A. Peleg","year":"1996","unstructured":"A. Peleg and U. Weiser, \u201cMMX Technology Extension to the Intel Architecture, \u201d IEEE Micro, vol. 16, no. 4, 1996, pp. 42\u201350.","journal-title":"IEEE Micro"},{"issue":"3","key":"310981_CR23","doi-asserted-by":"publisher","first-page":"436","DOI":"10.1109\/5.558718","volume":"85","author":"G. Goossens","year":"1997","unstructured":"G. Goossens, J. Van Praet, D. Lanneer, and W. Geurts et al., \u201cEmbedded Software in Real-Time Signal Processing Systems: Design Technologies, \u201d Proceedings of the IEEE, vol. 85, no. 3, 1997, pp. 436\u2013454.","journal-title":"Proceedings of the IEEE"},{"issue":"3","key":"310981_CR24","doi-asserted-by":"publisher","first-page":"419","DOI":"10.1109\/5.558716","volume":"85","author":"P.G. Paulin","year":"1997","unstructured":"P.G. Paulin, C. Liem, M. Cornero, and F. Nacabal, et al., \u201cEmbedded Software in Real-Time Signal Processing Systems, \u201d Application and Architecture Trends. Proceedings of the IEEE, vol. 85, no. 3, 1997, pp. 419\u2013435.","journal-title":"Proceedings of the IEEE"},{"key":"310981_CR25","doi-asserted-by":"crossref","unstructured":"P. Marwedel, \u201cProcessor-Core Based Design and Test, \u201d in Asia and South Pacific Design Automation Conference, 1997, pp. 499\u2013502.","DOI":"10.1109\/ASPDAC.1997.600316"},{"key":"310981_CR26","doi-asserted-by":"crossref","unstructured":"G. Araujo, A. Sudarsanam, and S. Malik, \u201cInstruction Set Design and Optimizations for Address Computation in DSP Architectures, \u201d in Proceedings of International Symposium on System Synthesis, 1996, pp. 102\u2013107.","DOI":"10.1109\/ISSS.1996.565889"},{"key":"310981_CR27","doi-asserted-by":"crossref","unstructured":"C. Liem, T. May, and P. Paulin, \u201cInstruction-Set Matching and Selection for DSP and ASIP Code Generation, \u201d in The European Design and Test Conference, 1994, pp. 31\u201337.","DOI":"10.1109\/EDTC.1994.326902"},{"key":"310981_CR28","doi-asserted-by":"crossref","unstructured":"A. Sudarsanam, and S. Malik, \u201cMemory Bank and Register Allocation in Software Synthesis for ASIPs, \u201d in International Conference on Computer-Aided Design, 1995, pp. 388\u2013392.","DOI":"10.1109\/ICCAD.1995.480145"},{"key":"310981_CR29","doi-asserted-by":"crossref","unstructured":"S. Liao, S. Devadas, K. Keutzer, and S. Tjiang, \u201cInstruction Selection Using Binate Covering for Code Size Optimization, \u201d in International Conference on Computer-Aided Design, 1995, pp. 393\u2013399.","DOI":"10.1109\/ICCAD.1995.480146"},{"key":"310981_CR30","doi-asserted-by":"crossref","unstructured":"R. Leupers and P. Marwedel, \u201cRetargetable Generation of Code Selectors from HDL Processor Models, \u201d in European Design and Test Conference, 1997, pp. 140\u2013144.","DOI":"10.1109\/EDTC.1997.582348"},{"key":"310981_CR31","doi-asserted-by":"crossref","unstructured":"W. Zhao and C.A. Papachristou, \u201cAn Evolution Programming Approach on Multiple Behaviors for the Design of Application Specific Programmable Processors, \u201d in European Design and Test Conference ED & TC 96, 1996, pp. 144\u2013150.","DOI":"10.1109\/EDTC.1996.494140"},{"issue":"11","key":"310981_CR32","doi-asserted-by":"publisher","first-page":"1255","DOI":"10.1109\/12.895941","volume":"49","author":"R. Karri","year":"2000","unstructured":"R. Karri, K. Kim, and M. Potkonjak, \u201cComputer Aided Design of Fault-Tolerant Application Specific Programmable Processors, \u201d IEEE Transaction on Computers, vol. 49, no. 11, 2000, pp. 1255\u20131284.","journal-title":"IEEE Transaction on Computers"},{"key":"310981_CR33","doi-asserted-by":"crossref","unstructured":"M. Potkonjak and W. H. Wolf, \u201cCost Optimization in ASIC Implementation of Periodic Hard Real-Time Systems Using Be-havioral Synthesis, \u201d in Techniques ICCAD95, International Conference on Computer-Aided Design, 1995, pp. 446\u2013451.","DOI":"10.1109\/ICCAD.1995.480154"},{"issue":"4","key":"310981_CR34","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1023\/A:1008965304567","volume":"4","author":"C. Lee","year":"1999","unstructured":"C. Lee, M. Potkonjak, and W.H. Wolf, \u201cSynthesis of Hard Real-Time Application Specific Systems, \u201d Design Automation for Embedded Systems, vol. 4, no. 4, 1999, pp. 215\u2013242.","journal-title":"Design Automation for Embedded Systems"},{"key":"310981_CR35","unstructured":"T. Conte and W. Mangione-Smith, \u201cDetermining Cost-Effective Multiple Issue Processor Designs\u201d in International Conference on Computer Design, 1993."},{"key":"310981_CR36","doi-asserted-by":"publisher","first-page":"324","DOI":"10.1109\/HICSS.1995.375381","volume":"1","author":"T.M. Conte","year":"1995","unstructured":"T.M. Conte, K.N.P. Menezes, and S.W. Sathaye, \u201cA Technique to Determine Power-Efficient, High-Performance Super-scalar Processors, \u201d in Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciencesvol. 1, 1995, pp. 324\u2013333.","journal-title":"Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences"},{"key":"310981_CR37","unstructured":"J.A. Fisher, P. Faraboschi, and G. Desoli, \u201cCustom-Fit Proces-sors: Letting Applications Define Architectures, \u201d in Interna-tional Symposium on Microarchitectures, Paris, France, 1996."},{"issue":"11","key":"310981_CR38","doi-asserted-by":"publisher","first-page":"1703","DOI":"10.1109\/JSSC.1996.542315","volume":"31","author":"J. Montanaro","year":"1996","unstructured":"J. Montanaro, et al., \u201cA 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor, \u201d IEEE Journal of Solid-State Circuits, vol. 31, no. 11, 1996, pp. 1703\u20131714.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"310981_CR39","unstructured":"D.C. Argyres, \u201cPerformance and Cost Analysis of the Execution Stage of Superscalar Microprocessors, \u201d Maste's Thesis, Department of Computer Science, University of Illinois, Urbana IL, 1995."},{"key":"310981_CR40","volume-title":"Computer Architecture: Pipelined and Parallel Processor Design","author":"M.J. Flynn","year":"1996","unstructured":"M.J. Flynn, Computer Architecture: Pipelined and Parallel Processor Design, Sudbury, MA: Jones and Bartlett, 1996."},{"key":"310981_CR41","unstructured":"C. Lee, M. Potkonjak, and W.H. Mangione-Smith, \u201cMedia-bench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems, \u201d IEEE\/ACM International Symposium on Microarchitectures, pp. 330\u2013335, 1997."},{"key":"310981_CR42","doi-asserted-by":"crossref","unstructured":"P.P. Chang, S.A. Mahlke, W.Y. Chen, N.J. Warter, and W.-M.W. Hwu, \u201cIMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors, \u201d in International Symposium on Computer Architecture, 1991.","DOI":"10.1145\/115952.115979"},{"key":"310981_CR43","volume-title":"Introduction to Algorithms","author":"T.H. Cormen","year":"1990","unstructured":"T.H. Cormen, C.E. Leiserson, and R.L. Rivest, Introduction to Algorithms, Cambridge, MA: MIT Press, 1990."},{"key":"310981_CR44","volume-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","author":"M.R. Garey","year":"1979","unstructured":"M.R. Garey and D.S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, New York: W.H. Freeman and Company, 1979."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008187901411.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008187901411\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008187901411.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:50:21Z","timestamp":1754905821000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008187901411"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,2]]},"references-count":44,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2001,2]]}},"alternative-id":["310981"],"URL":"https:\/\/doi.org\/10.1023\/a:1008187901411","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2001,2]]},"assertion":[{"value":"1 February 2001","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}