{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:25:57Z","timestamp":1761323157238,"version":"3.43.0"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[2000,3,1]],"date-time":"2000-03-01T00:00:00Z","timestamp":951868800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2000,3,1]],"date-time":"2000-03-01T00:00:00Z","timestamp":951868800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[2000,3]]},"DOI":"10.1023\/a:1008189221436","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T08:17:47Z","timestamp":1040545067000},"page":"147-164","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":63,"title":["Design and Implementation of the MorphoSys Reconfigurable Computing Processor"],"prefix":"10.1007","volume":"24","author":[{"given":"Ming-Hau","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hartej","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guangming","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nader","family":"Bagherzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fadi J.","family":"Kurdahi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eliseu M.C.","family":"Filho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir Castro","family":"Alves","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2000,3,1]]},"reference":[{"key":"255559_CR1","doi-asserted-by":"crossref","unstructured":"W.H. Mangione-Smith, B. Hutchings, D. Andrews, A. DeHon, C. Ebeling, R. Hartenstein, O. Mencer, J. Morris, K. Palem, V.K. Prasanna, and H.A.E. Spaaneburg, \u201cSeeking Solutions in Configurable Computing,\u201d IEEE Computer, 1997, pp. 38\u201343.","DOI":"10.1109\/2.642810"},{"issue":"2","key":"255559_CR2","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/54.500200","volume":"13","author":"S. Brown","year":"1996","unstructured":"S. Brown and J. Rose, \u201cArchitecture of FPGAs and CPLDs: A Tutorial,\u201d IEEE Design and Test of Computers, vol. 13, no.2, 1996, pp. 42\u201357.","journal-title":"IEEE Design and Test of Computers"},{"key":"255559_CR3","unstructured":"E. Tau, D. Chen, I. Eslick, J. Brown, and A. DeHon, \u201cA First Generation DPGA Implementation,\u201d FPD'95, Canadian Workshop of Field-Programmable Devices, May 1995."},{"key":"255559_CR4","unstructured":"J.R. Hauser and J. Wawrzynek, \u201cGrap: A MIPS Processor with a Reconfigurable Co-processor,\u201d Proc. of the IEEE Symposium on FPGAs for Custom Computing Machines, 1997."},{"key":"255559_CR5","doi-asserted-by":"crossref","unstructured":"D.C. Chen and J.M. Rabaey, \u201cA Reconfigurable Multi-processor IC for Rapid Prototyping of Algorithmic-Specific HighSpeed Datapaths,\u201d IEEE Journal of Solid-State Circuits, vol. 27, no.12, 1992.","DOI":"10.1109\/4.173120"},{"key":"255559_CR6","doi-asserted-by":"crossref","unstructured":"E. Mirsky and A. DeHon, \u201cMATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources,\u201d IEEE Symposium on FCCM, pp. 157\u2013166, 1996.","DOI":"10.1109\/FPGA.1996.564808"},{"key":"255559_CR7","doi-asserted-by":"crossref","unstructured":"C. Ebeling, D. Cronquist, and P. Franklin, \u201cConfigure Computing: The Catalyst for High-performance Architectures,\u201d Proceedings of IEEE International Conference on Applicationspecific Systems, Architectures and Processors, July 1997, pp. 364\u2013372.","DOI":"10.1109\/ASAP.1997.606841"},{"key":"255559_CR8","unstructured":"T. Miyamori and K. Olukotun, \u201cA Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications,\u201d Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, April 1998."},{"key":"255559_CR9","doi-asserted-by":"crossref","unstructured":"J. Babb, M. Frank, V. Lee, E. Waingold, R. Barua, M. Taylor, J. Kim, S. Devabhaktuni, and A. Agrawal, \u201cThe RAW Benchmark Suite: Computation Structures for General-Purpose Computing,\u201d Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 97, 1997, pp. 134\u2013143.","DOI":"10.1109\/FPGA.1997.624613"},{"issue":"4","key":"255559_CR10","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1016\/0141-9331(92)90021-K","volume":"16","author":"A. Abnous","year":"1992","unstructured":"A. Abnous, C. Christensen, J. Gray, J. Lenell, A. Naylor, and N. Bagherzaheh, \u201cDesign and Implementation of TinyRISC Microprocessor,\u201d Microprocessors and Microsystems, vol. 16, no.4, 1992, pp. 187\u2013194.","journal-title":"Microprocessors and Microsystems"},{"key":"255559_CR11","unstructured":"H. Singh, M. Lee, G. Lu, F. Kurdahi, N. Bagherzadeh, T. Lang, R. Heaton, and Filho, \u201cMorphosys: An Integrated Re-configurable Architecture,\u201d NATO Symposium on Concepts and Integration, April 1998."},{"key":"255559_CR12","doi-asserted-by":"crossref","unstructured":"M. Gokhale, W. Holmes, A. Kopser, S. Lucas, R. Minnich, D. Sweely, and D. Lopresti, \u201cBuilding and Using a Highly Parallel Programmable Logic Array,\u201d IEEE Computer, 1991, pp. 81\u201389.","DOI":"10.1109\/2.67197"},{"issue":"2","key":"255559_CR13","doi-asserted-by":"publisher","first-page":"388","DOI":"10.1109\/4.52161","volume":"25","author":"K. Yano","year":"1990","unstructured":"K. Yano, T. Yamanaka, T. Nishida, M. Saito, K. Shimohigashi, and A. Shimizu, \u201cA 3.8-ns CMOS 16 \u00a3 16-b Multiplier Using Complementary Pass-Transistor Logic,\u201d IEEE Journal of Solid-State Circuits, vol. 25, no.2, 1990, pp. 388\u2013395.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"255559_CR14","unstructured":"T.K. Callaway and E.E. Swartzlander, Jr., \u201cThe Power Consumption of CMOS Adders and Multipliers,\u201d Low Power CMOS Design, A. Chandrakasan and R. Brodersen (Eds.), IEEE Press, 1998."},{"key":"255559_CR15","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"EC-13","author":"C.S. Wallace","year":"1964","unstructured":"C.S. Wallace, \u201cA Suggestion for a Fast Multiplier,\u201d IEEE Transactions on Electronic Computer, vol. EC-13, 1964, pp. 14\u201317.","journal-title":"IEEE Transactions on Electronic Computer"},{"key":"255559_CR16","first-page":"349","volume":"34","author":"L. Dadda","year":"1965","unstructured":"L. Dadda, \u201cSome Schemes for Parallel Multipliers,\u201d Alta Freq., vol. 34, 1965, pp. 349\u2013356.","journal-title":"Alta Freq."},{"issue":"12","key":"255559_CR17","doi-asserted-by":"publisher","first-page":"1045","DOI":"10.1109\/T-C.1973.223648","volume":"C-22","author":"C.R. Baugh","year":"1973","unstructured":"C.R. Baugh and B.A. Wooly, \u201cA Two's Complement Parallel Array Multiplication Algorithm,\u201d IEEE Transactions on Computer, vol. C-22, no.12, 1973, pp. 1045\u20131047.","journal-title":"IEEE Transactions on Computer"},{"key":"255559_CR18","unstructured":"I. Koren, Computer Arithmetic Algorithms, Prentice Hall Inc., 1993."},{"key":"255559_CR19","unstructured":"J.M. Rabaey, Digital Integrated Circuits A Design Perspective, Prentice Hall Inc., 1996."},{"key":"255559_CR20","unstructured":"SUIF Compiler system, The Stanford SUIF Compiler Group, http:\/\/suif.stanford.edu."},{"key":"255559_CR21","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1109\/76.143416","volume":"2","author":"C. Hsieh","year":"1992","unstructured":"C. Hsieh and T. Lin, \u201cVLSI Architecture For Block-Matching Motion Estimation Algorithm,\u201d IEEE Transactions on Circuits and Systems for Video Technology, vol. 2, 1992, pp. 169\u2013175.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"10","key":"255559_CR22","doi-asserted-by":"publisher","first-page":"1317","DOI":"10.1109\/31.44348","volume":"36","author":"K.-M. Yang","year":"1989","unstructured":"K.-M. Yang, M.-T. Sun, and L. Wu, \u201cA Family of VLSI Designs for Motion Compensation Block Matching Algorithm,\u201d IEEE Transactions on Circuits and Systems, vol. 36, no.10, 1989, pp. 1317\u20131325.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"255559_CR23","unstructured":"Intel Application Notes for Pentium MMX, http:\/\/developer.intel.com\/drg\/mmx\/appnotes\/"},{"key":"255559_CR24","unstructured":"W.-H. Chen, C.H. Smith, and S.C. Fralick, \u201cA Fast Computational Algorithm for the Discrete Cosine Transform,\u201d IEEE Transactions on Communication, vol. COM-25, no.9, 1997."},{"key":"255559_CR25","doi-asserted-by":"crossref","unstructured":"T. Arai, I. Kuroda, K. Nadehara, and K. Suzuki, \u201cV830R\/AV: Embedded Multimedia Superscalar RISC Processor,\u201d IEEE MICRO, 1998, pp. 36\u201347.","DOI":"10.1109\/40.671401"},{"key":"255559_CR26","doi-asserted-by":"crossref","unstructured":"J. Villasenor, B. Schoner, K. Chia, C. Zapata, H.J. Kim, C. Jones, S. Lansing, and B. Mangione-Smith,\u201cConfigurable Computing Solutions for Automatic Target Recognition,\u201d Proceedings of IEEE Workshop on FPGAs for Custom Computing Machine, April 1996.","DOI":"10.1109\/FPGA.1996.564749"},{"key":"255559_CR27","unstructured":"M. Rencher and B.L. Hutchings, \u201cAutomated Target Recognition on SPLASH 2,\u201d Proceedings of IEEE Symposium on FPGAs for Custom Computing Machine, April 1997."},{"key":"255559_CR28","unstructured":"XC 4000 Series High-Density Strategy, http:\/\/www.xilinx.xom."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008189221436.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008189221436\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008189221436.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:52:38Z","timestamp":1754905958000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008189221436"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,3]]},"references-count":28,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[2000,3]]}},"alternative-id":["255559"],"URL":"https:\/\/doi.org\/10.1023\/a:1008189221436","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2000,3]]},"assertion":[{"value":"1 March 2000","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}