{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:23:17Z","timestamp":1755220997846,"version":"3.43.0"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[1999,11,1]],"date-time":"1999-11-01T00:00:00Z","timestamp":941414400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,11,1]],"date-time":"1999-11-01T00:00:00Z","timestamp":941414400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Real-Time Systems"],"published-print":{"date-parts":[[1999,11]]},"DOI":"10.1023\/a:1008190423977","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T08:17:47Z","timestamp":1040545067000},"page":"209-233","source":"Crossref","is-referenced-by-count":35,"title":["Timing Analysis for Data and Wrap-Around Fill Caches"],"prefix":"10.1007","volume":"17","author":[{"given":"Randall T.","family":"White","sequence":"first","affiliation":[]},{"given":"Frank","family":"Mueller","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Healy","sequence":"additional","affiliation":[]},{"given":"David","family":"Whalley","sequence":"additional","affiliation":[]},{"given":"Marion","family":"Harmon","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"240526_CR1","unstructured":"Aho, A. V., Sethi, R., and Ullman, J. D. 1986. Compilers \u2014 Principles, Techniques, and Tools. Addison-Wesley."},{"key":"240526_CR2","doi-asserted-by":"crossref","unstructured":"Arnold, R., Mueller, F., Whalley, D. B., and Harmon, M. 1994. Bounding worst-case instruction cache performance. IEEE Real-Time Systems Symposium, pp. 172\u2013181.","DOI":"10.1109\/REAL.1994.342718"},{"key":"240526_CR3","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1007\/BF01094342","volume":"8","author":"N. Audsley","year":"1995","unstructured":"Audsley, N., Burns, A., Davis, R., Tindell, K., and Wellings, A. J. 1995. Fixed priority pre-emptive scheduling: An historical perspective. J.Real-Time Systems 8: 173\u2013198.","journal-title":"J. Real-Time Systems"},{"key":"240526_CR4","doi-asserted-by":"crossref","unstructured":"Benitez, M. E., and Davidson, J. W. 1988. A portable global optimizer and linker. ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 329\u2013338.","DOI":"10.1145\/53990.54023"},{"key":"240526_CR5","doi-asserted-by":"crossref","unstructured":"Chapman, B., Mehrotra, P., and Zima, H. 1992. Programming in vienna fortran. Contractor Report 189623, NASA Langley Research Center.","DOI":"10.1155\/1992\/258136"},{"key":"240526_CR6","doi-asserted-by":"crossref","unstructured":"Chapman, B., Mehrotra, P., and Zima, H. 1993. High performance fortran without templates. Contractor Report 191451, NASA Langley Research Center.","DOI":"10.1145\/155332.155342"},{"key":"240526_CR7","doi-asserted-by":"crossref","unstructured":"Chapman, B., Mehrotra, P., and Zima, H. 1994. Extending hpf for advanced data parallel applications. Contractor Report 194913, NASA Langley Research Center.","DOI":"10.1109\/M-PDT.1994.329803"},{"issue":"9","key":"240526_CR8","doi-asserted-by":"crossref","first-page":"459","DOI":"10.1016\/0141-9331(91)90002-W","volume":"15","author":"J. W. Davidson","year":"1991","unstructured":"Davidson, J. W., and Whalley, D. B. 1991. A design environment for addressing architecture and compiler interactions. Microprocessors and Microsystems 15(9): 459\u2013472.","journal-title":"Microprocessors and Microsystems"},{"key":"240526_CR9","doi-asserted-by":"crossref","unstructured":"Harmon, M., Baker, T. P., and Whalley, D. B. 1992. A retargetable technique for predicting execution time. IEEE Real-Time Systems Symposium, pp. 68\u201377.","DOI":"10.1109\/REAL.1992.242675"},{"issue":"1","key":"240526_CR10","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1109\/12.743411","volume":"48","author":"C. A. Healy","year":"1999","unstructured":"Healy, C. A., Arnold, R. D., Mueller, R., Whalley, D., and Harmon, M. G. 1999. Bounding pipeline and instruction cache performance. IEEE Transactions on Computers 48(1): 53\u201370.","journal-title":"IEEE Transactions on Computers"},{"key":"240526_CR11","doi-asserted-by":"crossref","unstructured":"Healy, C. A., Whalley, D. B., and Harmon, M. G. 1995. Integrating the timing analysis of pipelining and instruction caching. IEEE Real-Time Systems Symposium, pp. 288\u2013297.","DOI":"10.1109\/REAL.1995.495218"},{"key":"240526_CR12","unstructured":"Hennessy, J., and Patterson, D. 1996. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 2nd edition."},{"key":"240526_CR13","unstructured":"Hur, Y., Bae, Y. H., Lim, S.-S., Rhee, B.-D., Min, S. L., Park, C. Y., Lee, M., Shin, H., and Kim, C. S. 1995. Worst case timing analysis of RISC processors: R3000\/R3010 case study. IEEE Real-Time Systems Symposium, pp. 308\u2013319."},{"key":"240526_CR14","unstructured":"Kim, S., Min, S., and Ha, R. 1996. Efficient worst case timing analysis of data caching. IEEE Real-Time Technology and Applications Symposium."},{"key":"240526_CR15","doi-asserted-by":"crossref","unstructured":"Li, Y.-T. S., Malik, S., and Wolfe, A. 1995. Efficient microarchitecture modeling and path analysis for real-time software. IEEE Real-Time Systems Symposium, pp. 298\u2013397.","DOI":"10.1109\/REAL.1995.495219"},{"key":"240526_CR16","doi-asserted-by":"crossref","unstructured":"Li, Y.-T. S., Malik, S., and Wolfe, A. 1996. Cache modeling for real-time software: Beyond direct mapped instruction caches. IEEE Real-Time Systems Symposium, pp. 254\u2013263.","DOI":"10.1109\/REAL.1996.563722"},{"key":"240526_CR17","doi-asserted-by":"crossref","unstructured":"Lim, S.-S., Bae, Y. H., Jang, G. T., Rhee, B.-D., Min, S. L., Park, C. Y., Shin, H., and Kim, C. S. 1994. An accurate worst case timing analysis for RISC processors. IEEE Real-Time Systems Symposium, pp. 97\u2013108.","DOI":"10.1109\/REAL.1994.342726"},{"issue":"1","key":"240526_CR18","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1145\/321738.321743","volume":"20","author":"C. L. Liu","year":"1973","unstructured":"Liu, C. L., and Layland, J.W. 1973. Scheduling algorithms for multiprogramming in a hard-real-time environment. Journal of the Association for Computing Machinery 20(1): 46\u201361.","journal-title":"Journal of the Association for Computing Machinery"},{"key":"240526_CR19","unstructured":"Mueller, F. 1994. Static cache simulation and its applications. PhD thesis, Dept. of CS, Florida State University."},{"issue":"1","key":"240526_CR20","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1007\/BF01088696","volume":"5","author":"C. Y. Park","year":"1993","unstructured":"Park, C. Y. 1993. Predicting program execution times by analyzing static and dynamic program paths. Real-Time Systems 5(1): 31\u201361.","journal-title":"Real-Time Systems"},{"key":"240526_CR21","doi-asserted-by":"crossref","unstructured":"Polychronopoulos, C. D. 1988. Parallel Programming and Compilers. Kluwer.","DOI":"10.1007\/978-1-4613-1077-8"},{"key":"240526_CR22","unstructured":"Puschner, P. 1993. Zeitanalyse von Echtzeitprogrammen. PhD thesis, Dept. of CS, Technical University Vienna."},{"issue":"2","key":"240526_CR23","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1007\/BF00571421","volume":"1","author":"P. Puschner","year":"1989","unstructured":"Puschner, P., and Koza, C. 1989. Calculating the maximum execution time of real-time programs. Real-Time Systems 1(2): 159\u2013176.","journal-title":"Real-Time Systems"},{"key":"240526_CR24","unstructured":"Rawat, J. 1995. Static analysis of cache analysis for real-time programming. Master's thesis, Iowa State University."},{"key":"240526_CR25","unstructured":"Texas Instruments. 1993. TMS390S10 Integrated SPARC Processor."},{"key":"240526_CR26","unstructured":"White, R. 1997. Bounding worst-case data cache performance. PhD thesis, Dept. of Computer Science, Florida State University."},{"key":"240526_CR27","doi-asserted-by":"crossref","unstructured":"White, R., Mueller, F., Healy, C., Whalley, D., and Harmon, M. 1997. Timing analysis for data caches and set-associative caches. IEEE Real-Time Technology and Applications Symposium, pp. 192\u2013202.","DOI":"10.1109\/RTTAS.1997.601358"},{"key":"240526_CR28","unstructured":"Wolfe, M. 1989. Optimizing Supercompilers for Supercomputers. MIT Press."},{"key":"240526_CR29","unstructured":"Wolfe, M. 1996. High Performance Compilers for Parallel Computing. Addison-Wesley."},{"issue":"4","key":"240526_CR30","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1007\/BF01088834","volume":"5","author":"N. Zhang","year":"1993","unstructured":"Zhang, N., Burns, A., and Nicholson, M. 1993. Pipelined processors and worst case execution times. Real-Time Systems 5(4): 319\u2013343.","journal-title":"Real-Time Systems"}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008190423977.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008190423977\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008190423977.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,8]],"date-time":"2025-08-08T07:11:46Z","timestamp":1754637106000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008190423977"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,11]]},"references-count":30,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[1999,11]]}},"alternative-id":["240526"],"URL":"https:\/\/doi.org\/10.1023\/a:1008190423977","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"type":"print","value":"0922-6443"},{"type":"electronic","value":"1573-1383"}],"subject":[],"published":{"date-parts":[[1999,11]]}}}