{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T13:10:02Z","timestamp":1751634602310,"version":"3.41.0"},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[1997,8,1]],"date-time":"1997-08-01T00:00:00Z","timestamp":870393600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1997,8,1]],"date-time":"1997-08-01T00:00:00Z","timestamp":870393600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Integration"],"published-print":{"date-parts":[[1997,8]]},"DOI":"10.1023\/a:1008211321698","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T13:47:34Z","timestamp":1040564854000},"page":"151-178","source":"Crossref","is-referenced-by-count":0,"title":["Design and Simulation of the Aquarius-II Multiprocessor"],"prefix":"10.1007","volume":"7","author":[{"given":"Vason P.","family":"Srini","sequence":"first","affiliation":[]},{"given":"Tam M.","family":"Nguyen","sequence":"additional","affiliation":[]},{"given":"Darren R.","family":"Busing","sequence":"additional","affiliation":[]},{"given":"Mike J.","family":"Carlton","sequence":"additional","affiliation":[]},{"given":"Bruce K.","family":"Holmer","sequence":"additional","affiliation":[]},{"given":"Georges E.","family":"Smine","sequence":"additional","affiliation":[]},{"given":"Alvin M.","family":"Despain","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"139867_CR1","unstructured":"O. P. Agrawal and A. V. Pohm, \u201cCache memory systems for multiprocessor architectures,\u201d in Proceedings of the 11th Annual Symposium on Computer Architecture, Ann Arbor, MI, June 1984."},{"key":"139867_CR2","doi-asserted-by":"crossref","unstructured":"P. Bitar and A. Despain, \u201cMultiprocessor cache synchronization issues, innovations, evolution,\u201d in Proceedings of the 13th Intl. Symposium on Computer Architecture, Tokyo, Japan, June 1986, pp. 424\u2013433.","DOI":"10.1145\/17356.17405"},{"key":"139867_CR3","volume-title":"Masters Report","author":"D. R. Busing","year":"1989","unstructured":"D. R. Busing, \u201cDesign and simulation of the key components of Aquarius IIU system,\u201d CS Division, University of California, Berkeley, CA, Masters Report, Sept. 1989."},{"key":"139867_CR4","unstructured":"D. R. Busing, V. P. Srini, G. E. Smine, M. J. Carlton, and A. M. Despain, \u201cThe Aquarius-IIU System,\u201d in Proceedings of the first International Conference on System Integration, Morristown, NJ, April 1990."},{"key":"139867_CR5","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","volume":"12","author":"L. M. Censier","year":"1978","unstructured":"L. M. Censier and P. Feautrier, \u201cA new solution to coherence problems in multicache systems.\u201d IEEE Transactions on Computers, C-27, No. 12, pp. 1112\u20131118, Dec. 1978.","journal-title":"IEEE Transactions on Computers"},{"key":"139867_CR6","series-title":"CS Division Report","volume-title":"High performance execution of Prolog programs based on a static data dependency analysis","author":"J. H. Chang","year":"1985","unstructured":"J. H. Chang, \u201cHigh performance execution of Prolog programs based on a static data dependency analysis,\u201d University of California, Berkeley, CA, Ph. D. Thesis, CS Division Report No. UCB\/CSD 86\/263, October 1985."},{"key":"139867_CR7","series-title":"CS Division Report","volume-title":"Scheduling heurisitics and runtime data structures for expoiting AND parallelism and OR parallelism in Prolog","author":"C. Chen","year":"1990","unstructured":"C. Chen, \u201cScheduling heurisitics and runtime data structures for expoiting AND parallelism and OR parallelism in Prolog,\u201d University of California, Berkeley, CA, Ph. D. Thesis, CS Division Report No. UCB\/CSD 90\/???, Aug. 1990."},{"key":"139867_CR8","series-title":"Technical Report","volume-title":"The AND\/OR process model for parallel interpretation of logic programs","author":"J. S. Conery","year":"1983","unstructured":"J. S. Conery, \u201cThe AND\/OR process model for parallel interpretation of logic programs,\u201d University of California, Irvine, Technical Report 204, June 1983."},{"key":"139867_CR9","unstructured":"A. M. Despain and V. P. Srini, \u201cMultiprocessor architecture research for Prolog,\u201d in Proceedings of the State of California MICRO-86 Report, March 1988."},{"key":"139867_CR10","doi-asserted-by":"crossref","unstructured":"T. M. Nguyen, V. P. Srini, and A. M. Despain, \u201cA two-tier memory architecture for high-performance multiprocessor systems,\u201d in Proceedings of the International Conference on Supercomputing, Saint-Malo, France, July 1988.","DOI":"10.1145\/55364.55396"},{"key":"139867_CR11","series-title":"CS Division Report","volume-title":"A parallel execution model for Prolog","author":"B. S. Fagin","year":"1987","unstructured":"B. S. Fagin, \u201cA parallel execution model for Prolog,\u201d University of California, Berkeley, CA, Ph. D. Thesis, CS Division Report No. UCB\/CSD 87\/380, Nov. 1987."},{"key":"139867_CR12","unstructured":"S. Frank, \u201cTightly coupled multiprocessor system speeds memory-access times.\u201d Electronics, Jan. 12, 1984."},{"key":"139867_CR13","doi-asserted-by":"crossref","unstructured":"M. A. Franklin, D. F. Wann, and W. J. Thomas, \u201cPin limitations and partitioning of VLSI interconnection networks.\u201d IEEE Transactions on Computers, Nov. 1982.","DOI":"10.1109\/TC.1982.1675927"},{"key":"139867_CR14","doi-asserted-by":"crossref","unstructured":"J. Goodman, \u201cUsing cache memories to reduce processor-memory traffic,\u201d in Proceedings of the 10th Intl. Symposium on Computer Architecture, Stockholm, Sweden, June 1983.","DOI":"10.1145\/800046.801647"},{"issue":"2","key":"139867_CR15","first-page":"175","volume":"C-32","author":"A. Gottlieb","year":"1983","unstructured":"A. Gottlieb et al., \u201cThe NYU ultra computer,\u201d IEEE TC, C-32, No. 2, pp. 175\u2013189, February 1983.","journal-title":"IEEE TC"},{"key":"139867_CR16","unstructured":"M. Hill et al., \u201cDesign decisions in SPUR.\u201d IEEE Computer, pp. 1\u201322, Nov. 1986."},{"key":"139867_CR17","doi-asserted-by":"crossref","unstructured":"R. H. Katz, S. J. Eggers, D. A. Wood, C. L. Perkins, and R. G. Sheldon, \u201cImplementing a cache consistency protocol,\u201d in Proceedings of the 12th Intl. Symposium on Computer Architecture, Boston, June 1985, pp. 276\u2013283.","DOI":"10.1145\/327070.327237"},{"key":"139867_CR18","unstructured":"S. F. Lundstrom and G. H. Barnes, \u201cA controllable MIMD architecture,\u201d in Proceedings of the 1980 Parallel Processing Conference, Boyne Highlands, Michigan, Aug. 1980, pp. 19\u201327."},{"issue":"11","key":"139867_CR19","doi-asserted-by":"crossref","first-page":"1292","DOI":"10.1109\/TC.1987.5009469","volume":"C-36","author":"S. F. Lundstrom","year":"1987","unstructured":"S. F. Lundstrom, \u201cApplications considerations in the system design of highly concurrent multiprocessors.\u201d IEEE Transactions on Computers, C-36, No. 11, Nov. 1987, pp. 1292\u20131309.","journal-title":"IEEE Transactions on Computers"},{"key":"139867_CR20","series-title":"CS Division Report","volume-title":"Hybrid memory management for parallel execution of Prolog on shared memory multiprocessors","author":"T. M. Nguyen","year":"1990","unstructured":"T. M. Nguyen, \u201cHybrid memory management for parallel execution of Prolog on shared memory multiprocessors,\u201d University of California, Berkeley, Ph.D. Thesis, CS Division Report No. UCB\/CSD 90\/575, May 1990."},{"key":"139867_CR21","volume-title":"Computer Systems Organization: The B5700\/6700 Series","author":"E. I. Organick","year":"1973","unstructured":"E. I. Organick, Computer Systems Organization: The B5700\/6700 Series. Academic Press Inc.: New York, 1973."},{"key":"139867_CR22","unstructured":"C.V. Ravishankar and J. Goodman, \u201cCache implementation for multiple processors.\u201d IEEE Spring Compcon Conference, San Francisco, February 1983."},{"key":"139867_CR23","doi-asserted-by":"crossref","unstructured":"R. D. Rettberg, W. R. Crowther, P. P. Carvey, and R. S. Tomlinson, \u201cThe monarch parallel processor hardware design.\u201d IEEE Computer, 23, no. 4, April 1990.","DOI":"10.1109\/2.55467"},{"key":"139867_CR24","volume-title":"A Prolog compiler for the PLM","author":"P. Van Roy","year":"1984","unstructured":"P. Van Roy, A Prolog compiler for the PLM, University of California, Berkeley, CA, Master's Thesis, August 1984."},{"issue":"1","key":"139867_CR25","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1145\/359327.359336","volume":"21","author":"R. M. Russell","year":"1978","unstructured":"R. M. Russell, \u201cThe Cray-1 computer system.\u201d Communications of the ACM, 21, No. 1, pp. 63\u201372, Jan 1978.","journal-title":"Communications of the ACM"},{"key":"139867_CR26","unstructured":"D. Gajski, D. Kuck, D. Lawrie, and A. Sameh, \u201cCedar\u2014A large scale multiprocessor,\u201d Proceedings of the 1983 Parallel Processing Conference, Michigan, Aug. 1983, pp. 524\u2013429."},{"key":"139867_CR27","unstructured":"M. Satyanarayanan, Multiprocessors 000A Comparative Study. Prentice-Hall, Inc.: 1980."},{"issue":"3","key":"139867_CR28","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","volume":"14","author":"A. J. Smith","year":"1982","unstructured":"A. J. Smith, \u201cCache memories.\u201d Computing Surveys, 14, No. 3, pp. 473\u2013530, Sept. 1982.","journal-title":"Computing Surveys"},{"key":"139867_CR29","first-page":"194","volume-title":"Proceedings of the 10th Intl. Symposium on Computer Architecture","author":"V. P. Srini","year":"1983","unstructured":"V. P. Srini and J. F. Asenjo, \u201cAnalysis of Cray-1S Architecture,\u201d in Proceedings of the 10th Intl. Symposium on Computer Architecture, Stockholm, Sweden, June 1983, pp. 194\u2013206."},{"key":"139867_CR30","unstructured":"V. P. Srini, \u201cAn architecture for doing concurrent systems research,\u201d in Proceedings of the National Computer Conference, Chicago, July 1985."},{"key":"139867_CR31","unstructured":"V. P. Srini, J. V. Tam, T. M. Nguyen, Y. N. Patt, A. M. Despain, M. Moll, and D. Ellsworth, \u201cA CMOS chip for Prolog,\u201d in Proceedings of the Intl. Conference on Computer Design, Rye Town, New York, Oct. 1987, pp. 605\u2013610."},{"key":"139867_CR32","unstructured":"V. P. Srini, \u201cA low-latency crossbar chip for multiprocessors,\u201d U.S. Patent No. 5,053,942. Issued October 1, 1991."},{"key":"139867_CR33","first-page":"749","volume":"45","author":"C. K. Tang","year":"1976","unstructured":"C. K. Tang, \u201cCache system design in the tightly coupled multiprocessor system,\u201d in Proceedings of the National Computer Conference, 45, pp. 749\u2013753, 1976.","journal-title":"Proceedings of the National Computer Conference"},{"key":"139867_CR34","unstructured":"S. Thakkar, Sequent Symmetry."},{"key":"139867_CR35","unstructured":"E. Tick and D. H. D. Warren, Towards a Pipelined Prolog Processor, SRI International, Technical Report, Menlo Park, CA, August 1983."},{"key":"139867_CR36","unstructured":"S. Wallach, \u201cThe Convex C-1 64-bit Supercomputer,\u201d Digest of Papers, Spring COMPCON 85, pp. 122\u2013126, San Francisco, Feb. 1985."},{"key":"139867_CR37","doi-asserted-by":"crossref","unstructured":"D. F. Wann and M. A. Franklin, \u201cAsynchronous and Clocked Control Structure for VLSI-Based Interconnection Networks,\u201d IEEE Transactions on Computers, March 1983.","DOI":"10.1109\/TC.1983.1676220"},{"key":"139867_CR38","first-page":"756","volume":"41","author":"W. Wulf","year":"1972","unstructured":"W. Wulf and C. Bell, \u201cC.mmp\u2014A multi-Miniprocessor,\u201d AFIPS Proc. (FJCC), vol. 41, Part 2, pp. 756\u2013777, 1972.","journal-title":"AFIPS Proc. (FJCC)"}],"container-title":["Journal of Systems Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008211321698.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008211321698\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008211321698.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T12:56:31Z","timestamp":1751633791000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008211321698"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,8]]},"references-count":38,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1997,8]]}},"alternative-id":["139867"],"URL":"https:\/\/doi.org\/10.1023\/a:1008211321698","relation":{},"ISSN":["0925-4676","1573-8787"],"issn-type":[{"type":"print","value":"0925-4676"},{"type":"electronic","value":"1573-8787"}],"subject":[],"published":{"date-parts":[[1997,8]]}}}