{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:04Z","timestamp":1749206404570,"version":"3.41.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1998,6,1]],"date-time":"1998-06-01T00:00:00Z","timestamp":896659200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1998,6,1]],"date-time":"1998-06-01T00:00:00Z","timestamp":896659200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1998,6]]},"DOI":"10.1023\/a:1008228817698","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T13:47:34Z","timestamp":1040564854000},"page":"239-254","source":"Crossref","is-referenced-by-count":1,"title":["Statistical Delay Fault Coverage Estimation for Synchronous Sequential Circuits"],"prefix":"10.1007","volume":"12","author":[{"given":"Lakshminarayana","family":"Pappu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael L.","family":"Bushnell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srinivas","family":"Mandyam-Komar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"168024_CR1","unstructured":"V.D. Agrawal, \u201cSampling Techniques for Determining Fault Coverage in LSI Circuits,\u201d Journal of Digital Systems, Vol. 5, pp. 189\u2013209, Jan. 1981."},{"key":"168024_CR2","doi-asserted-by":"crossref","unstructured":"S.K. Jain and V.D. Agrawal, \u201cStatistical Fault Analysis,\u201d IEEE Design and Test of Computers, Vol. 2, pp. 38\u201344, Feb. 1985.","DOI":"10.1109\/MDT.1985.294683"},{"key":"168024_CR3","doi-asserted-by":"crossref","unstructured":"L. Pappu, M.L. Bushnell, V.D. Agrawal, and M.K. Srinivas, \u201cStatistical Path Delay Fault Coverage Estimation for Synchronous Sequential Circuits,\u201d Proc. of the Ninth International Conference on VLSI Design, Jan. 1996, pp. 290\u2013295.","DOI":"10.1109\/ICVD.1996.489613"},{"key":"168024_CR4","doi-asserted-by":"crossref","unstructured":"S. Bose, P. Agrawal, and V.D. Agrawal, \u201cThe Optimistic Update Theorm for Path Delay Testing in Sequential Circuits,\u201d Journal of Electronic Testing: Theory and Applications, Vol. 4, pp. 285\u2013 290, Feb. 1993.","DOI":"10.1007\/BF00971977"},{"key":"168024_CR5","doi-asserted-by":"crossref","unstructured":"J.A. Waicukauski, E. Lindbloom, B. Rosen, and V.S. Iyengar, \u201cTransition Fault Simulation,\u201d IEEE Design and Test of Computers, Vol. 4, pp. 32\u201338, April 1987.","DOI":"10.1109\/MDT.1987.295104"},{"key":"168024_CR6","unstructured":"G.L. Smith, \u201cModel for Delay Faults Based Upon Paths,\u201d Proc. of the International Test Conference, Nov. 1985, pp. 342\u2013349."},{"key":"168024_CR7","doi-asserted-by":"crossref","unstructured":"W. Li, S.M. Reddy, and S.K. Sahni, \u201cPath Selection in Combinational Logic Circuits,\u201d IEEE Transactions on Computer-Aided Design, Vol. 8, pp. 56\u201363, Jan. 1989.","DOI":"10.1109\/43.21819"},{"key":"168024_CR8","doi-asserted-by":"crossref","unstructured":"C.J. Lin and S.M. Reddy, \u201cOn Delay Fault Testing of Logic Circuits,\u201d IEEE Transactions on Computer-Aided Design,Vol. 6, pp. 694\u2013703, Sept. 1987.","DOI":"10.1109\/TCAD.1987.1270315"},{"key":"168024_CR9","unstructured":"M. Gharaybeh, M.L. Bushnell, and V.D. Agrawal, \u201cClassification and Test Generation for Path-Delay Faults using Single Stuck-at Fault Tests,\u201d Journal of Electronic Testing: Theory and Applications, Vol. 11, pp. 55\u201367, Aug. 1997."},{"key":"168024_CR10","doi-asserted-by":"crossref","unstructured":"T.J. Chakraborty, V.D. Agrawal, and M.L. Bushnell, \u201cDelay Fault Models and Test Generation for Random Logic Sequential Circuits,\u201d Proc. of 29th Design Automation Conference, June 1992, pp. 165\u2013172.","DOI":"10.1109\/DAC.1992.227842"},{"key":"168024_CR11","doi-asserted-by":"crossref","unstructured":"T.J. Chakraborty, V.D. Agrawal, and M.L. Bushnell, \u201cPath Delay Fault Simulation Algorithms for Sequential Circuits,\u201d Proc. of First Asian Test Symposium, Nov. 1992, pp. 52\u201356.","DOI":"10.1109\/ATS.1992.224444"},{"key":"168024_CR12","doi-asserted-by":"crossref","unstructured":"S. Bose, P. Agrawal, and V.D. Agrawal, \u201cPath Delay Fault Simulation of Sequential Circuits,\u201d IEEE Transactions on VLSI Systems, Vol. 1, pp. 453\u2013461, Dec. 1993.","DOI":"10.1109\/92.250193"},{"key":"168024_CR13","doi-asserted-by":"crossref","unstructured":"K. Heragu, V.D. Agrawal, and M.L. Bushnell, \u201cStatistical Methods for Delay Fault Coverage Analysis,\u201d Proc. of the Eighth International Conference on VLSI Design, Jan. 1995, pp. 166\u2013170.","DOI":"10.1109\/ICVD.1995.512098"},{"key":"168024_CR14","doi-asserted-by":"crossref","unstructured":"K. Heragu, V.D. Agrawal, and M.L. Bushnell, \u201cFault Coverage Estimation by Test Vector Sampling,\u201d IEEE Transactions on Computer-Aided Design, Vol. 14, pp. 590\u2013596, May 1995.","DOI":"10.1109\/43.384421"},{"key":"168024_CR15","doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, \u201cAn Efficient Non-Enumerative Method to Estimate Path Delay Fault Coverage in Combinational Circuits,\u201d IEEE Transactions on Computer-Aided Design, Vol. 13, pp. 240\u2013250, Feb. 1994.","DOI":"10.1109\/43.259947"},{"key":"168024_CR16","doi-asserted-by":"crossref","unstructured":"D. Kagaris, S. Tragoudas, and D. Karayiannis, \u201cNonenumerative Path Delay Fault Coverage Estimation Based on Optimal Polynomial Time Algorithms,\u201d IEEE Transactions on Computer-Aided Design, Vol. 16, pp. 309\u2013315, March 1997.","DOI":"10.1109\/43.594836"},{"key":"168024_CR17","doi-asserted-by":"crossref","unstructured":"K. Heragu, V.D. Agrawal, and M.L. Bushnell, \u201cAn Efficient Path Delay Fault Coverage Estimator,\u201d Proc. of the 31st Design Automation Conference, June 1994, pp. 516\u2013521.","DOI":"10.1145\/196244.196521"},{"key":"168024_CR18","doi-asserted-by":"crossref","unstructured":"K. Heragu, J.H. Patel, and V.D. Agrawal, \u201cImproving Accuracy in Path Delay Fault Coverage Estimation,\u201d Proc. of the Ninth International Conference on VLSI Design, Jan. 1996, pp. 422\u2013425.","DOI":"10.1109\/ICVD.1996.489646"},{"key":"168024_CR19","doi-asserted-by":"crossref","unstructured":"M. Gharaybeh, M.L. Bushnell, and V.D. Agrawal, \u201cAn Exact Non-Enumerative Fault Simulator for Path-Delay Faults,\u201d Proc. of the International Test Conference, Oct. 1996, pp. 276\u2013285.","DOI":"10.1109\/TEST.1996.556972"},{"key":"168024_CR20","doi-asserted-by":"crossref","unstructured":"I. Pomeranz, L.N. Reddy, and S.M. Reddy, \u201cSPADES: A Simulator for Path Delay Faults in Sequential Circuits,\u201d Proc. of the European Design Automation Conference, Sept. 1992, pp. 428\u2013435.","DOI":"10.1109\/EURDAC.1992.246208"},{"key":"168024_CR21","doi-asserted-by":"crossref","unstructured":"M.H. Schulz, F. Fink, and K. Fuchs, \u201cParallel Pattern Fault Simulation of Path Delay Faults,\u201d Proc. of the 26th DesignAutomation Conference, June 1989, pp. 342\u2013349.","DOI":"10.1145\/74382.74442"},{"key":"168024_CR22","doi-asserted-by":"crossref","unstructured":"B. Kapoor, \u201cAn Efficient Method for Computing Exact Path Delay Fault Coverage,\u201d Proc. of the European Design and Test Conference, March 1995, pp. 516\u2013520.","DOI":"10.1109\/EDTC.1995.470352"},{"key":"168024_CR23","doi-asserted-by":"crossref","unstructured":"Z. Zhang, R.D. Mcleod, and G.E. Bridges, \u201cStatistical Estimation of Delay Fault Detectabilities and Fault Grading,\u201d Journal of Electronic Testing: Theory and Applications, Vol. 8, pp. 47\u201360, Feb. 1996.","DOI":"10.1007\/BF00136075"},{"key":"168024_CR24","volume-title":"Probability and Statistics with Realibility, Queuing, and Computer Science Applications","author":"K.S. Trivedi","year":"1982","unstructured":"K.S. Trivedi, Probability and Statistics with Realibility, Queuing, and Computer Science Applications, Prentice-Hall, New York, 1982."},{"key":"168024_CR25","doi-asserted-by":"crossref","unstructured":"M.K. Srinivas, V.D. Agrawal, and M.L. Bushnell, \u201cFlags and Algebra for Sequential Circuit VNR Path Delay Fault Test Generation,\u201d Proc. of the Tenth International Conference on VLSI Design, Jan. 1997, pp. 88\u201394.","DOI":"10.1109\/ICVD.1997.567966"},{"key":"168024_CR26","unstructured":"L. Pappu, \u201cStatistical Delay Fault Coverage Estimation for Synchronous Sequential Circuits,\u201d Master's thesis, Electrical and Computer Eng. Dept., Rutgers University, Oct. 1996."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008228817698.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008228817698\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008228817698.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:10:01Z","timestamp":1749204601000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008228817698"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,6]]},"references-count":26,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1998,6]]}},"alternative-id":["168024"],"URL":"https:\/\/doi.org\/10.1023\/a:1008228817698","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1998,6]]}}}