{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:47:43Z","timestamp":1759146463913,"version":"3.41.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1998,2,1]],"date-time":"1998-02-01T00:00:00Z","timestamp":886291200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1998,2,1]],"date-time":"1998-02-01T00:00:00Z","timestamp":886291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1998,2]]},"DOI":"10.1023\/a:1008242108853","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T13:47:34Z","timestamp":1040564854000},"page":"111-125","source":"Crossref","is-referenced-by-count":11,"title":["Scalable Test Generators for High-Speed Datapath Circuits"],"prefix":"10.1007","volume":"12","author":[{"given":"Hussain","family":"Al-Asaad","sequence":"first","affiliation":[]},{"given":"John P.","family":"Hayes","sequence":"additional","affiliation":[]},{"given":"Brian T.","family":"Murray","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"154697_CR1","doi-asserted-by":"crossref","unstructured":"B.T. Murray and J.P. Hayes, \u201cTesting ICs: Getting to the Core of the Problem,\u201d IEEE Computer, Vol. 29, pp. 32\u201345, Nov. 1996.","DOI":"10.1109\/2.544235"},{"key":"154697_CR2","doi-asserted-by":"crossref","unstructured":"M.C. Hansen and J.P. Hayes, \u201cHigh-Level Test Generation Using Physically-Induced Faults,\u201d Proc. VLSI Test Symposium, 1995, pp. 20\u201328.","DOI":"10.1109\/VTEST.1995.512612"},{"key":"154697_CR3","doi-asserted-by":"crossref","unstructured":"D. Gizopoulos, A. Paschalis, and Y. Zorian, \u201cAn Effective BIST Scheme for Booth Multipliers,\u201d Proc. International Test Conference, 1995, pp. 824\u2013833.","DOI":"10.1109\/TEST.1995.529914"},{"key":"154697_CR4","doi-asserted-by":"crossref","unstructured":"B. Vasudevan et al., \u201cLFSR-Based Deterministic Hardware for At-Speed BIST,\u201d Proc. VLSI Test Symposium, 1996, pp. 201\u2013207.","DOI":"10.1109\/VTEST.1993.313323"},{"issue":"2","key":"154697_CR5","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/54.53045","volume":"7","author":"B. Nadeau-Dostie","year":"1990","unstructured":"B. Nadeau-Dostie, A. Silburt, and V.K. Agarwal, \u201cSerial Interfacing for Embedded Memory Testing,\u201d IEEE Design and Test, Vol. 7, No. 2, pp. 52\u201363, April 1990.","journal-title":"IEEE Design and Test"},{"key":"154697_CR6","unstructured":"M. Nicolaidis, \u201cTest Pattern Generators for Arithmetic Units and Arithmetic and Logic Units,\u201d Proc. European Test Conference, 1991, pp. 61\u201371."},{"key":"154697_CR7","doi-asserted-by":"crossref","unstructured":"K. Chakrabarty, B.T. Murray, J. Liu, and M. Zhu, \u201cTest Width Compression for Built-in Self Testing,\u201d Proc. International Test Conference, 1997, pp. 328\u2013337.","DOI":"10.1109\/TEST.1997.639634"},{"key":"154697_CR8","volume-title":"Built-In Self-Test for VLSI: Pseudorandom Techniques","author":"P.H. Bardell","year":"1987","unstructured":"P.H. Bardell, W.H. McAnney, and J. Savir, Built-In Self-Test for VLSI: Pseudorandom Techniques, Wiley, New York, 1987."},{"key":"154697_CR9","doi-asserted-by":"crossref","unstructured":"S. Boubezari and B. Kaminska, \u201cA Deterministic Built-In Self-Test Generator Based on Cellular Automata Structures,\u201d IEEE Transactions on Computers, Vol. 44, pp. 805\u2013816, June 1995.","DOI":"10.1109\/12.391181"},{"key":"154697_CR10","unstructured":"W. Daehn and J. Mucha, \u201cHardware Test Pattern Generation for Built-In Testing,\u201d IEEE Test Conference, 1981, pp. 110\u2013113."},{"key":"154697_CR11","unstructured":"C. Dufaza and G. Cambon, \u201cLFSR Based Deterministic and Pseudo-Random Test Pattern Generator Structures,\u201d Proc. European Test Conference, 1991, pp. 27\u201334."},{"key":"154697_CR12","doi-asserted-by":"crossref","unstructured":"S. Hellebrand et al., \u201cPattern Generation for Deterministic BIST Scheme,\u201d Proc. International Conference on Computer-Aided Design, 1995, pp. 88\u201394.","DOI":"10.1109\/ICCAD.1995.479997"},{"key":"154697_CR13","doi-asserted-by":"crossref","unstructured":"S. Hellebrand, S. Tarnick, and J. Rajski, \u201cGeneration of Vector Patterns Through Reseeding of Multiple-Polynomial Linear Feedback Shift Registers,\u201d Proc. International Test Conference, 1992, pp. 120\u2013128.","DOI":"10.1109\/TEST.1992.527812"},{"key":"154697_CR14","doi-asserted-by":"crossref","unstructured":"N.A. Touba and E.J. McCluskey, \u201cSynthesis of Mapped Logic for Generating Pseudorandom Patterns for BIST,\u201d Proc. International Test Conference, 1995, pp. 674\u2013682.","DOI":"10.1109\/TEST.1995.529897"},{"key":"154697_CR15","doi-asserted-by":"crossref","unstructured":"S.B. Akers and W. Jansz, \u201cTest Set Embedding in a Built-In Self-Test Environment,\u201d Proc. International Test Conference, 1989, pp. 257\u2013263.","DOI":"10.1109\/TEST.1989.82306"},{"key":"154697_CR16","unstructured":"R. Dandapani, J.H. Patel, and J.A. Abraham, \u201cDesign of Test Pattern Generator for Built-In Self-Test,\u201d Proc. International Test Conference, 1984, pp. 315\u2013319."},{"key":"154697_CR17","unstructured":"C.-A. Chen and S.K. Gupta, \u201cA Methodology to Design Efficient BIST Test Pattern Generators,\u201d Proc. International Test Conference, 1995, pp. 814\u2013823."},{"key":"154697_CR18","unstructured":"V.K. Agarwal and E. Cerny, \u201cStore and Generate Built-In Testing Approach,\u201d Proc. International Symposium on Fault-Tolerant Computing, 1981, pp. 35\u201340."},{"key":"154697_CR19","volume-title":"Logic Design Principles","author":"E.J. McCluskey","year":"1986","unstructured":"E.J. McCluskey, Logic Design Principles, Prentice-Hall, Englewood Cliffs, N.J., 1986."},{"key":"154697_CR20","unstructured":"Texas Instruments, The TTL Logic Data Book, Dallas, 1988."},{"key":"154697_CR21","doi-asserted-by":"crossref","unstructured":"S.B. Akers, \u201cUniversal Test Sets for Logic Networks,\u201d IEEE Transactions on Computers, Vol. C-22, pp. 835\u2013839, Sept. 1973.","DOI":"10.1109\/TC.1973.5009174"},{"key":"154697_CR22","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2285-6","volume-title":"Digital CMOS Circuit Design","author":"M. Annaratone","year":"1986","unstructured":"M. Annaratone, Digital CMOS Circuit Design, Kluwer Academic Publishers, Boston, 1986."},{"key":"154697_CR23","volume-title":"Computer Arithmetic Algorithms","author":"I. Koren","year":"1993","unstructured":"I. Koren, Computer Arithmetic Algorithms, Prentice-Hall, Englewood Cliffs, N.J., 1993."},{"key":"154697_CR24","doi-asserted-by":"crossref","unstructured":"F. Muradali, V.K. Agarwal, and B. Nadeau-Dostie, \u201cA New Procedure for Weighted Random Built-In Self-Test,\u201d Proc. International Test Conference, 1990, pp. 660\u2013669.","DOI":"10.1109\/TEST.1990.114081"},{"key":"154697_CR25","doi-asserted-by":"crossref","unstructured":"K.K. Saluja, R. Sharma, and C.R. Kime, \u201cA Concurrent Testing Technique for Digital Circuits,\u201d IEEE Transactions on Computer-Aided Design, Vol. 7, pp. 1250\u20131259, Dec. 1988.","DOI":"10.1109\/43.16803"},{"key":"154697_CR26","doi-asserted-by":"crossref","unstructured":"N.R. Saxena and J.P. Robinson, \u201cAccumulator Compression Testing,\u201d IEEE Transactions on Computers, Vol. C-35, pp. 317\u2013 321, April 1986.","DOI":"10.1109\/TC.1986.1676764"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008242108853.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008242108853\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008242108853.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:17:44Z","timestamp":1749205064000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008242108853"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,2]]},"references-count":26,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1998,2]]}},"alternative-id":["154697"],"URL":"https:\/\/doi.org\/10.1023\/a:1008242108853","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1998,2]]}}}