{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:03:56Z","timestamp":1749269036426,"version":"3.41.0"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1997,8,1]],"date-time":"1997-08-01T00:00:00Z","timestamp":870393600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1997,8,1]],"date-time":"1997-08-01T00:00:00Z","timestamp":870393600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1997,8]]},"DOI":"10.1023\/a:1008243700142","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T13:47:34Z","timestamp":1040564854000},"page":"29-42","source":"Crossref","is-referenced-by-count":3,"title":["Improving Testability of Non-Scan Designs during Behavioral Synthesis"],"prefix":"10.1007","volume":"11","author":[{"given":"M.L.","family":"Flottes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Hammad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Rouzeyre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"138377_CR1","doi-asserted-by":"crossref","unstructured":"K.T. Cheng and V.D. Agrawal, \u201cSynthesis of Testable Finite State Machine,\u201d Proc. ISCAS, May 1990, pp. 3114\u20133115.","DOI":"10.1109\/ISCAS.1990.112671"},{"key":"138377_CR2","doi-asserted-by":"crossref","first-page":"544","DOI":"10.1109\/12.54847","volume":"39","author":"K.T. Cheng","year":"1990","unstructured":"K.T. Cheng and V.D. Agrawal, \u201cA Partial Scan Method for Sequential Circuits with Feedback,\u201d IEEE Transactions on Computers, Vol. 39, pp. 544\u2013548, April 1990.","journal-title":"IEEE Transactions on Computers"},{"key":"138377_CR3","doi-asserted-by":"crossref","unstructured":"D.H. Lee and S.M. Reddy, \u201cOn Determining Scan Flip-Flops in Partial Scan Designs,\u201d Proc. ICCAD, 1990, pp. 322\u2013325.","DOI":"10.1109\/ICCAD.1990.129914"},{"key":"138377_CR4","unstructured":"L. Avra and E.J. McCluskey, \u201cHigh-Level Synthesis of Testable Design: An Overview of University Systems,\u201d Proc. ITC, Test Synthesis Seminar, Digest of Papers, 1994, pp. 1\u20138."},{"key":"138377_CR5","doi-asserted-by":"crossref","unstructured":"I.G. Harris and A Orailoglu, \u201cMicro-architectural Synthesis of VLSI Designs with High Test Concurrency,\u201d Proc. DAC, 1994, pp. 206\u2013211.","DOI":"10.1145\/196244.196353"},{"key":"138377_CR6","doi-asserted-by":"crossref","unstructured":"C. Papachristou, S. Chiu, and H. Harmanani, \u201cSYNTEST: A Method for High-level Synthesis with Self-testability,\u201d Proc. ICCD, 1991, pp. 458\u2013462.","DOI":"10.1109\/ICCD.1991.139947"},{"key":"138377_CR7","doi-asserted-by":"crossref","unstructured":"L. Avra, \u201cAllocation and Assignment in High-Level Synthesis for Self-Testable Data-Paths,\u201d Proc. ITC, 1991, pp. 463\u2013472.","DOI":"10.1109\/TEST.1991.519708"},{"key":"138377_CR8","doi-asserted-by":"crossref","unstructured":"S. Bhatia and N.K. Jha, \u201cGenesis: A Behavioral Synthesis for Hierarchical Testability,\u201d Proc. ED&TC, 1994, pp. 272\u2013276.","DOI":"10.1109\/EDTC.1994.326865"},{"key":"138377_CR9","doi-asserted-by":"crossref","unstructured":"A. Mujumdar, R. Jain, and K. Saluja, \u201cBehavioral Synthesis of Testable Designs,\u201d Proc. FTCS, 1994, pp. 436\u2013445.","DOI":"10.1109\/FTCS.1994.315634"},{"key":"138377_CR10","doi-asserted-by":"crossref","unstructured":"T.-C. Lee, W.H. Wolf, N.K. Jha, and J.M. Acken, \u201cBehavioral Synthesis for Easy Testability in Data Path Allocation,\u201d Proc. ICCD, 1992, pp. 29\u201332.","DOI":"10.1109\/ICCD.1992.276212"},{"key":"138377_CR11","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1007\/BF00971962","volume":"5","author":"A. Mujumdar","year":"1994","unstructured":"A. Mujumdar, R. Jain, and K. Saluja, \u201cIncorporating Testability Considerations in High-Level Synthesis,\u201d J. of Electronic Testing Theory and Applications, Vol. 5, pp. 43\u201355, Feb. 1994.","journal-title":"J. of Electronic Testing Theory and Applications"},{"key":"138377_CR12","doi-asserted-by":"crossref","unstructured":"T. Kim, K.-S. Chung, and C.L. Liu, \u201cA Stepwise Refinement DataPath Synthesis Procedure for Easy Testability,\u201d Proc. ETC., 1994, pp. 586\u201359.","DOI":"10.1109\/EDTC.1994.326814"},{"issue":"6","key":"138377_CR13","doi-asserted-by":"crossref","first-page":"777","DOI":"10.1109\/43.285251","volume":"13","author":"C.-H. Chen","year":"1994","unstructured":"C.-H. Chen, T. Karnik, and D.G. Saab, \u201cStructural and Behavioral Synthesis for Testability Techniques,\u201d IEEE Trans. CAD, Vol. 13, No.6, pp. 777\u2013785, June 1994.","journal-title":"IEEE Trans. CAD"},{"key":"138377_CR14","doi-asserted-by":"crossref","unstructured":"S. Dey and M. Potkonjak, \u201cTransforming Behavioral Specifications to Facilitate Synthesis of Testable Designs,\u201d Proc. ITC, 1994, pp. 184\u2013193.","DOI":"10.1109\/TEST.1994.527949"},{"key":"138377_CR15","doi-asserted-by":"crossref","unstructured":"T.-C. Lee, N.K. Jha, and W.H. Wolf, \u201cConditional Resource Sharing Method for Behavioral Synthesis of Highly Testable Data Paths,\u201d Proc. ITC, 1993, pp. 744\u2013753.","DOI":"10.1109\/TEST.1993.470628"},{"key":"138377_CR16","doi-asserted-by":"crossref","unstructured":"S. Dey, M. Potkonjak, and R. Roy, \u201cExploiting Hardware Sharing in High-Level Synthesis for Partial Scan Optimization,\u201d Proc. ICCAD, 1993, pp. 20\u201325.","DOI":"10.1109\/ICCAD.1993.580025"},{"issue":"9","key":"138377_CR17","doi-asserted-by":"crossref","first-page":"1141","DOI":"10.1109\/43.406715","volume":"14","author":"M. Potkonjak","year":"1995","unstructured":"M. Potkonjak, S. Dey, and R. Roy, \u201cBehavioral Synthesis of Area-efficient Testable Designs using Interaction between Hardware Sharing and Partial Scan,\u201d IEEE Transactions on CAD, Vol. 14, No.9, pp. 1141\u20131154, Sept. 1995.","journal-title":"IEEE Transactions on CAD"},{"key":"138377_CR18","doi-asserted-by":"crossref","unstructured":"T.C. Lee, N. Jha, and W.H. Wolf, \u201cBehavioral Synthesis for Highly Testable Data Paths under Non-Scan and Partial-Scan Environments,\u201d Proc. DAC, 1993, pp. 292\u2013297.","DOI":"10.1145\/157485.164897"},{"key":"138377_CR19","doi-asserted-by":"crossref","unstructured":"S. Hellebrand and H.-J. Wunderlich, \u201cSynthesis of Self-Testable Controllers,\u201d Proc. ED&TC, 1994, pp. 580\u2013585.","DOI":"10.1109\/EDTC.1994.326815"},{"key":"138377_CR20","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/MDT.1985.294746","volume":"2","author":"M.S. Abadir","year":"1985","unstructured":"M.S. Abadir and M.A. Breuer, \u201cA Knowledge-based System for Designing Testable VLSI Chips,\u201d IEEE Design & Test of Computers, Vol. 2, pp. 56\u201368, Aug. 1985.","journal-title":"IEEE Design & Test of Computers"},{"issue":"2","key":"138377_CR21","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/4.1002","volume":"23","author":"S. Freeman","year":"1988","unstructured":"S. Freeman, \u201cTest Generation for Data-Path Logic: The F-path Method,\u201d IEEE Journal of Solid State Circuits, Vol. 23, No.2, pp. 421\u2013427, April 1988.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"138377_CR22","unstructured":"D. Hammad, \u201cTestability and Architectural Synthesis of Digital Circuits,\u201d Ph.D. Dissertation (in French), Universit\u00e9 de Montpellier, 1995."},{"key":"138377_CR23","doi-asserted-by":"crossref","unstructured":"P.G. Paulin and J.P. Knight, \u201cScheduling and Binding Algorithm for High Level Synthesis,\u201d Proc. DAC, 1989, pp. 1\u20136.","DOI":"10.1145\/74382.74383"},{"key":"138377_CR24","doi-asserted-by":"crossref","unstructured":"B. Rouzeyre and G. Sagnes, \u201cA New Method for the Minimization of Memory Related Area,\u201d Proc. EURO-ASIC 91, pp. 184\u2013189.","DOI":"10.1109\/EUASIC.1991.212869"},{"key":"138377_CR25","doi-asserted-by":"crossref","unstructured":"M.L. Flottes, D. Hammad, and B. Rouzeyre, \u201cHigh Level Synthesis for Easy Testability,\u201d Proc. ED&TC, 1995, pp. 198\u2013206.","DOI":"10.1109\/EDTC.1995.470392"},{"key":"138377_CR26","doi-asserted-by":"crossref","unstructured":"C.-J. Tseng and D. Siewiorek, \u201cAutomated Synthesis of Data Paths in Digital Systems,\u201d IEEE Transactions on CAD, Vol. 5, No.3, July 1986.","DOI":"10.1109\/TCAD.1986.1270207"},{"key":"138377_CR27","doi-asserted-by":"crossref","unstructured":"R. Jain, K. Kucukcaker, M.J. Mliner, and A.C. Parker, \u201cExperience with ADAM Synthesis System,\u201d Proc. DAC, 1989, pp. 56\u201361.","DOI":"10.1145\/74382.74393"},{"key":"138377_CR28","unstructured":"P. Dewilde, E. Deprettere, and R. Nouta, \u201cParallel and Pipelined VLSI Implementation of Signal Processing Algorithms,\u201d in VLSI and Modern Signal Processing, S.Y. Kung, H.J. Whitehouse, T. Kailath (Eds.), Prentice Hall, pp. 257\u2013260."},{"key":"138377_CR29","unstructured":"Sunrise tests system: \u201cTestgen\u201d reference manual. Version 2.1, Nov. 1994."},{"key":"138377_CR30","unstructured":"Synopsys reference manual: \u201cDesign analyzer\u201d Version 3.0.a, Dec. 1992."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008243700142.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008243700142\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008243700142.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:06:26Z","timestamp":1749204386000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008243700142"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,8]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1997,8]]}},"alternative-id":["138377"],"URL":"https:\/\/doi.org\/10.1023\/a:1008243700142","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1997,8]]}}}