{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:03:54Z","timestamp":1749269034298,"version":"3.41.0"},"reference-count":10,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1998,2,1]],"date-time":"1998-02-01T00:00:00Z","timestamp":886291200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1998,2,1]],"date-time":"1998-02-01T00:00:00Z","timestamp":886291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1998,2]]},"DOI":"10.1023\/a:1008253000676","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T13:47:34Z","timestamp":1040564854000},"page":"29-39","source":"Crossref","is-referenced-by-count":6,"title":["Efficient Totally Self-Checking Shifter Design"],"prefix":"10.1007","volume":"12","author":[{"given":"Ricardo O.","family":"Duarte","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Nicolaidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Bederr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Zorian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"154679_CR1","unstructured":"W.C. Carter and P.R. Schneider, \u201cDesign of Dynamically Checkers Computers,\u201d Proc. 4th Congress IFIP, Edinburgh, Scotland, Aug. 1968, Vol. 2, pp. 878\u2013883."},{"key":"154679_CR2","unstructured":"B. Hamdi, H. Bederr, and M. Nicolaidis, \u201cA Tool for Automatic Generation of Self-Checking Data Paths,\u201d 13th IEEE VLSI Test Symposium, Princeton, N.J., April\u2013May 1995."},{"key":"154679_CR3","unstructured":"M. Nicolaidis, \u201cEfficient Implementation of Self-Checking Adders and ALUs,\u201d Proc. 23rd Fault Tolerant Computing Symposium, Toulouse France, June 1993."},{"key":"154679_CR4","unstructured":"M. Nicolaidis, S. Manich, and J. Figueras, \u201cAchieving Fault Secureness in Parity Prediction Arithmetic Operators: General Conditions and Implementations,\u201d 1996\u2014European Design and Test Conference ED&TC, Paris, March 1996."},{"key":"154679_CR5","volume-title":"Computer Arithmetic, Principles, Architecture and Design","author":"K. Hwang","year":"1979","unstructured":"K. Hwang, Computer Arithmetic, Principles, Architecture and Design, John Wiley & Sons, New York, 1979."},{"key":"154679_CR6","series-title":"Coordinates, Science Laboratory, Report","volume-title":"Design of Self-Checking Digital Networks Using Coding Techniques","author":"D.A. Anderson","year":"1971","unstructured":"D.A. Anderson, \u201cDesign of Self-Checking Digital Networks Using Coding Techniques,\u201d Coordinates, Science Laboratory, Report R\/527, University of Illinois, Urbana, Sept. 1971."},{"key":"154679_CR7","doi-asserted-by":"crossref","unstructured":"J.E. Smith and G. Metze, \u201cStrongly Fault Secure Logic Networks,\u201d IEEE Transactions on Computers, June 1978.","DOI":"10.1109\/TC.1978.1675139"},{"key":"154679_CR8","unstructured":"J.P. Khahbaz and E.J. McCluskey, \u201cSelf-Testing Embedded Parity Checkers Exhaustive Xor GateTesting,\u201d Stanford UniversityCRC Rep. 82\u201310, CSL TN 207, 1983."},{"key":"154679_CR9","unstructured":"N.H.E. Weste and K. Eshraghian, Principles of CMOS VLSI Design\u2014A Systems Perspective, second edition, Addison-Wesley Publishing Co., 1994."},{"key":"154679_CR10","unstructured":"O. Kebichi, M. Nicolaidis, and V.N. Yarmolik, \u201cExact Aliasing Computation for RAM BIST,\u201d International Test Conference, Washington, D.C., Oct. 1996."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008253000676.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008253000676\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008253000676.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:03:09Z","timestamp":1749204189000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008253000676"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,2]]},"references-count":10,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1998,2]]}},"alternative-id":["154679"],"URL":"https:\/\/doi.org\/10.1023\/a:1008253000676","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1998,2]]}}}