{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:03:54Z","timestamp":1749269034648,"version":"3.41.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[1997,10,1]],"date-time":"1997-10-01T00:00:00Z","timestamp":875664000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1997,10,1]],"date-time":"1997-10-01T00:00:00Z","timestamp":875664000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1997,10]]},"DOI":"10.1023\/a:1008266305694","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T13:47:34Z","timestamp":1040564854000},"page":"131-146","source":"Crossref","is-referenced-by-count":13,"title":["Delay Fault Coverage Enhancement Using Variable Observation Times"],"prefix":"10.1007","volume":"11","author":[{"given":"W.B.","family":"Jone","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.P.","family":"Ho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.R.","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"144484_CR1","volume-title":"Digital Systems Testing and Testable Design","author":"M. Abramovici","year":"1990","unstructured":"M. Abramovici, M. Breuer, and A. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, New York, 1990."},{"key":"144484_CR2","unstructured":"V.D. Agrawal and S.C. Seth, Test Generation for VLSI Chips, IEEE Computer Society Press, 1988."},{"key":"144484_CR3","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TCAD.1987.1270315","volume":"CAD-6","author":"C.J. Lin","year":"1987","unstructured":"C.J. Lin and S.M. Reddy, \u201cOn Delay Fault Testing in Logic Circuits,\u201d IEEE Trans. on Computer-Aided Design, Vol. CAD-6, pp. 694\u2013703, Sept. 1987.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"144484_CR4","doi-asserted-by":"crossref","first-page":"926","DOI":"10.1109\/43.144857","volume":"11","author":"E.S. Park","year":"1992","unstructured":"E.S. Park and M.R. Mercer, \u201cAn Efficient Delay Test Generation System for Combinational Logic Circuits,\u201d IEEE Trans. on Computer-Aided Design, Vol. 11, pp. 926\u2013938, July 1992.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"144484_CR5","doi-asserted-by":"crossref","first-page":"1217","DOI":"10.1109\/43.238614","volume":"12","author":"K.T. Cheng","year":"1993","unstructured":"K.T. Cheng, S. Devadas, and K. Keutzer, \u201cDelay-Fault Test Generation and Synthesis for Testability Under a Standard Scan Design Methodology,\u201d IEEE Trans. on Computer-Aided Design, Vol. 12, pp. 1217\u20131231, August 1993.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"144484_CR6","doi-asserted-by":"crossref","first-page":"1232","DOI":"10.1109\/43.238615","volume":"12","author":"J. Savir","year":"1993","unstructured":"J. Savir and S. Patil, \u201cScan-Based Transition Test,\u201d IEEE Trans. on Computer-Aided Design, Vol. 12, pp. 1232\u20131241, August 1993.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"144484_CR7","doi-asserted-by":"crossref","first-page":"1971","DOI":"10.1109\/43.251160","volume":"12","author":"K.T. Cheng","year":"1993","unstructured":"K.T. Cheng, \u201cTransition Fault Testing for Sequential Circuits,\u201d IEEE Trans. on Computer-Aided Design, Vol. 12, pp.1971\u20131983, Dec. 1993.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"144484_CR8","doi-asserted-by":"crossref","first-page":"1550","DOI":"10.1109\/43.331411","volume":"13","author":"K. Fuchs","year":"1994","unstructured":"K. Fuchs, M. Pabst, and T. Rossel, \u201cRESIST: A Recursive Test Pattern Generation Algorithm for Path Delay Faults Considering Various Test Classes,\u201d IEEE Trans. on Computer-Aided Design, Vol. 13, pp. 1550\u20131562, Dec. 1994.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"144484_CR9","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/43.363125","volume":"14","author":"W.K. Lam","year":"1995","unstructured":"W.K. Lam, A. Saldanha, R.K Brayton, and A.L. Sangiovanni-Vincentelli, \u201cDelay Fault Coverage, Test Set Size, and Performance Trade-Offs,\u201d IEEE Trans. on Computer-Aided Design, Vol. 14, pp. 32\u201344, Jan. 1995.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"144484_CR10","doi-asserted-by":"crossref","first-page":"688","DOI":"10.1109\/12.144621","volume":"41","author":"E.S. Park","year":"1992","unstructured":"E.S. Park, M.R. Mercer, and T.W. Williams, \u201cThe Total Delay Fault Model and Statistical Delay Fault Coverage,\u201d IEEE Trans. on Computers, Vol. 41, pp. 688\u2013698, June 1992.","journal-title":"IEEE Trans. on Computers"},{"key":"144484_CR11","doi-asserted-by":"crossref","first-page":"1439","DOI":"10.1109\/43.177406","volume":"11","author":"V.S. Iyengar","year":"1992","unstructured":"V.S. Iyengar and G. Vijayan, \u201cOptimized Test Application Timing for AC Test,\u201d IEEE Trans. on Computer-Aided Design, Vol. 11, pp. 1439\u20131449, Nov. 1992.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"144484_CR12","doi-asserted-by":"crossref","unstructured":"W.W. Mao and M.D. Ciletti, \u201cA Variable Observation Time Method for Testing Delay Faults,\u201d Proc. of ACM\/IEEE Design Automation Conf., 1990, pp. 728\u2013731.","DOI":"10.1145\/123186.123454"},{"key":"144484_CR13","doi-asserted-by":"crossref","unstructured":"D. Dumas, P. Girard, C. Landrault, and S. Pravossoudovitch, \u201cEffectiveness of a Variable Sampling Time Strategy for Delay Fault Diagnosis,\u201d Proc. of European Design and Test Conf., 1994, pp. 518\u2013523.","DOI":"10.1109\/EDTC.1994.326826"},{"key":"144484_CR14","first-page":"694","volume":"CAD-6","author":"W.N. Li","year":"1987","unstructured":"W.N. Li, S.M. Reddy, and S.K. Sahni, \u201cOn Path Selection in Combinational Logic Circuits,\u201d IEEE Trans. on Computer-Aided Design, Vol. CAD-6, pp. 694\u2013703, Sept. 1987.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"144484_CR15","doi-asserted-by":"crossref","unstructured":"K.T. Cheng and H.C. Chen, \u201cDelay Testing for Non-Robust Untestable Circuits,\u201d Proc. of International Test Conf., 1993, pp. 954\u2013961.","DOI":"10.1109\/TEST.1993.470604"},{"key":"144484_CR16","doi-asserted-by":"crossref","unstructured":"T. Kirkland and M.R. Mercer, \u201cA Topological Search Algorithm for ATPG,\u201d Proc. of 24th Design Automation Conf., 1987, pp. 502\u2013508.","DOI":"10.1145\/37888.37963"},{"key":"144484_CR17","doi-asserted-by":"crossref","unstructured":"L. Entrena and K.T. Cheng, \u201cSequential Logic Optimization by Redundancy Addition and Removal,\u201d Proc. of International Conf. on Computer-Aided Design, 1993, pp. 310\u2013315.","DOI":"10.1109\/ICCAD.1993.580074"},{"key":"144484_CR18","doi-asserted-by":"crossref","unstructured":"A.K. Majhi, J. Jacob, L.M. Patnaik, and V.D. Agrawal, \u201cOn Test Coverage of Path Delay Faults,\u201d Proc. of 9th International Conf. on VLSI Design, Jan. 1996, pp. 418\u2013421.","DOI":"10.1109\/ICVD.1996.489645"},{"key":"144484_CR19","doi-asserted-by":"crossref","first-page":"987","DOI":"10.1109\/TC.1981.1675742","volume":"C-30","author":"T.W. Williams","year":"1981","unstructured":"T.W. Williams and N.C. Brown, \u201cDefect Level as a Function of FaultCoverage,\u201d IEEE Trans. on Computers, Vol. C-30, pp. 987\u2013988, Dec. 1981.","journal-title":"IEEE Trans. on Computers"},{"key":"144484_CR20","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3158-6","volume-title":"Integrated Circuit Defective-Sensitivity: Theory and Computational Models","author":"J.P. de Gyvez","year":"1993","unstructured":"J.P. de Gyvez, Integrated Circuit Defective-Sensitivity: Theory and Computational Models, Kluwer Academic Publishers, Boston, MA, 1993."},{"key":"144484_CR21","volume-title":"Elementary Number Theory and Its Applications","author":"K.H. Rosen","year":"1984","unstructured":"K.H. Rosen, Elementary Number Theory and Its Applications, Addison-Wesley, Reading, MA, 1984."},{"key":"144484_CR22","doi-asserted-by":"crossref","unstructured":"T. Okamoto and J. Cong, \u201cBuffered Steiner Tree Construction with Wire Sizing for Interconnect Layout Optimization,\u201d Proc. of 1997 International Conf. on Computer-Aided Design, 1997, pp. 44\u201348.","DOI":"10.1109\/ICCAD.1996.568938"},{"key":"144484_CR23","doi-asserted-by":"crossref","unstructured":"J. Chung and C.K. Cheng, \u201cSkew Sensitivity Minimization of Buffered ClockTree,\u201d Proc. of International Conf. on Computer-Aided Design, 1994, pp. 280\u2013283.","DOI":"10.1109\/ICCAD.1994.629780"},{"key":"144484_CR24","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1109\/43.205004","volume":"12","author":"R.S. Tsay","year":"1993","unstructured":"R.S. Tsay, \u201cAn Exact Zero Skew Clock Routing Algorithm,\u201d IEEE Trans. on Computer-Aided Design, Vol. 12, pp. 242\u2013249, 1993.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"144484_CR25","doi-asserted-by":"crossref","unstructured":"A.L. Crouch, M. Pressly, and J. Circello, \u201cTestability Features of the MC68060 Microprocessor,\u201d Proc. of International Test Conf., 1994, pp. 60\u201369.","DOI":"10.1109\/TEST.1994.527936"},{"key":"144484_CR26","unstructured":"C.C. Liaw, S.Y.H. Su, and Y.K. Malaiya, \u201cTest Generation for Delay Faults Using Stuck-at-Fault Test Set,\u201d Proc. of International Test Conf., 1980, pp. 167\u2013175."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008266305694.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008266305694\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008266305694.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:04:13Z","timestamp":1749204253000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008266305694"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,10]]},"references-count":26,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1997,10]]}},"alternative-id":["144484"],"URL":"https:\/\/doi.org\/10.1023\/a:1008266305694","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1997,10]]}}}