{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:04Z","timestamp":1749206404559,"version":"3.41.0"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1997,6,1]],"date-time":"1997-06-01T00:00:00Z","timestamp":865123200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1997,6,1]],"date-time":"1997-06-01T00:00:00Z","timestamp":865123200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1997,6]]},"DOI":"10.1023\/a:1008267608838","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T13:47:34Z","timestamp":1040564854000},"page":"231-244","source":"Crossref","is-referenced-by-count":9,"title":["Hierarchical Delay Test Generation"],"prefix":"10.1007","volume":"10","author":[{"given":"C.P.","family":"Ravikumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nitin","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Parul","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"unstructured":"G.L. Smith, \u201cModel for Delay Faults Based on Paths,\u201d Proceedings of IEEE International Test Conference, 1985, pp. 342\u2013349.","key":"134357_CR1"},{"unstructured":"K.D. Wagner, \u201cThe Error Latency of Delay Faults in Combinational and Sequential Circuits,\u201d Proceedings of IEEE International Test Conference, 1985, pp. 334\u2013341.","key":"134357_CR2"},{"issue":"5","key":"134357_CR3","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TCAD.1987.1270315","volume":"CAD-6","author":"C.J. Lin","year":"1987","unstructured":"C.J. Lin and S.M. Reddy, \u201cOn Delay Fault Testing in Logic Circuits,\u201d IEEE Transactions on CAD, Vol. CAD-6, No.5, pp. 694\u2013703, Sept. 1987.","journal-title":"IEEE Transactions on CAD"},{"doi-asserted-by":"crossref","unstructured":"A.K. Majhi, J. Jacob, L.M. Patnaik, and V.D. Agrawal, \u201cAn Efficient Automatic Test Generation System for Path Delay Faults in Combinational Circuits,\u201d Proceedings of the 8th International Conference on VLSI Design, 1995, pp. 161\u2013165.","key":"134357_CR4","DOI":"10.1109\/ICVD.1995.512097"},{"doi-asserted-by":"crossref","unstructured":"S. Patil and S.M. Reddy, \u201cA Test Generation System for Path Delay Faults,\u201d Proceedings of International Conference on Computer-Aided Design, 1989, pp. 40\u201343.","key":"134357_CR5","DOI":"10.1109\/ICCD.1989.63324"},{"issue":"3","key":"134357_CR6","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/TC.1981.1675757","volume":"C-30","author":"P. Goel","year":"1981","unstructured":"P. Goel, \u201cAn Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits,\u201d IEEE Transactions on Computers, Vol. C-30, No.3, pp. 215\u2013222, March 1981.","journal-title":"IEEE Transactions on Computers"},{"doi-asserted-by":"crossref","unstructured":"K. Heragu, V. D. Agrawal, and M.L. Bushnell, \u201cStatistical Methods for Delay Fault Coverage Analysis,\u201d Proceedings of the 8th International Conference on VLSI Design, 1995, pp. 166\u2013170.","key":"134357_CR7","DOI":"10.1109\/ICVD.1995.512098"},{"unstructured":"W.N. Li, S.M. Reddy, and S. Sahini, \u201cOn Path Selection in Combinational Logic Circuits,\u201d Proceedings of the 25th ACM\/IEEE Design Automation Conference, 1988, pp. 142\u2013147.","key":"134357_CR8"},{"issue":"3","key":"134357_CR9","doi-asserted-by":"crossref","first-page":"434","DOI":"10.1109\/12.372035","volume":"44","author":"D. Bhattacharya","year":"1995","unstructured":"D. Bhattacharya, P. Agrawal, and V.D. Agrawal, \u201cTest Generation for Path Delay Faults Using Binary Decison Diagrams,\u201d IEEE Transactions on Computers, Vol. 44, No.3, pp. 434\u2013447, March 1995.","journal-title":"IEEE Transactions on Computers"},{"unstructured":"M. Abromovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, W.H. Freeman, 1990.","key":"134357_CR10"},{"issue":"1","key":"134357_CR11","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/43.108618","volume":"11","author":"J.D. Calhoun","year":"1992","unstructured":"J.D. Calhoun and F. Brglez, \u201cA Framework and Method for Hierarchical Test Generation,\u201d IEEE Transactions on Computer-Aided Design, Vol. 11, No.1, pp. 45\u201367, Jan. 1992.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"doi-asserted-by":"crossref","unstructured":"S.J. Chandra and J.H. Patel, \u201cA Hierarchical Approach to Test Vector Generation,\u201d Proceedings of the 24th IEEE\/ACM Design Automation Conference, 1987, pp. 495\u2013501.","key":"134357_CR12","DOI":"10.1145\/37888.37962"},{"issue":"1","key":"134357_CR13","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/43.108617","volume":"11","author":"T.M. Sarfert","year":"1992","unstructured":"T.M. Sarfert, R.G. Markgraf, M.H. Schulz, and E. Trischler, \u201cA Hierarchical Test Pattern Generation System Based on High-level Primitives,\u201d IEEE Transactions on Computer-Aided Design, Vol. 11, No.1, pp. 34\u201344, Jan. 1992.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, \u201cOn Testing Delay Faults in Macro-based Combinational Circuits,\u201d Proceedings of the 30th ACM\/IEEE Design Automation Conference, 1994, pp. 332\u2013339.","key":"134357_CR14","DOI":"10.1109\/ICCAD.1994.629813"},{"key":"134357_CR15","volume-title":"Electrical Engineering","author":"G.S. Saund","year":"1995","unstructured":"G.S. Saund, N. Agrawal, and P. Agarwal, Hierarchical Testing and Testability Analysis, Master\u2019s Thesis, Electrical Engineering, IIT Delhi, India, May 1995."},{"unstructured":"S. Patil, An Automatic Test Pattern Generator for Delay Faults in Logic Circuits, Master\u2019s Thesis, Electrical and Computer Engineering, University of Iowa, May 1987.","key":"134357_CR16"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008267608838.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008267608838\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008267608838.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:17:52Z","timestamp":1749205072000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008267608838"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,6]]},"references-count":16,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1997,6]]}},"alternative-id":["134357"],"URL":"https:\/\/doi.org\/10.1023\/a:1008267608838","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1997,6]]}}}