{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:05Z","timestamp":1749206405343,"version":"3.41.0"},"reference-count":10,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1998,6,1]],"date-time":"1998-06-01T00:00:00Z","timestamp":896659200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1998,6,1]],"date-time":"1998-06-01T00:00:00Z","timestamp":896659200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1998,6]]},"DOI":"10.1023\/a:1008272532719","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T13:47:34Z","timestamp":1040564854000},"page":"199-216","source":"Crossref","is-referenced-by-count":4,"title":["Optimization of Mutual and Signature Testing Schemes for Highly Concurrent Systems"],"prefix":"10.1007","volume":"12","author":[{"given":"M.F.","family":"Abdulla","sequence":"first","affiliation":[]},{"given":"C.P.","family":"Ravikumar","sequence":"additional","affiliation":[]},{"given":"Anshul","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"168021_CR1","unstructured":"M.F. Abdulla, C.P. Ravikumar, and Anshul Kumar, \u201cBIST with Multiple On-Chip Signature Comparisons,\u201d Proc. of IEEE European Test Workshop, Montpellier, France, June 1996, pp. 27\u201331."},{"key":"168021_CR2","unstructured":"M.F. Abdulla, C.P. Ravikumar, and Anshul Kumar, \u201cEfficient Implementation of Multiple On-Chip Signature Checking,\u201d Proc. of Int. Conference on VLSI Design, India, Jan. 1997."},{"key":"168021_CR3","volume-title":"Digital Systems Testing and Testable Design","author":"M. Abromovici","year":"1990","unstructured":"M. Abromovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, Freeman, New York, 1990."},{"key":"168021_CR4","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1007\/BF00971941","volume":"4","author":"S.-P. Lin","year":"1993","unstructured":"S.-P. Lin, C.A. Njinda, and M.A. Breuer, \u201cGenerating a Family of Testable Designs Using the BILBO Methodology,\u201d Journal of Electronic Testing: Theory and Applications, Vol. 4, pp. 71\u201389, April 1993.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"issue":"9","key":"168021_CR5","doi-asserted-by":"crossref","first-page":"1099","DOI":"10.1109\/12.2260","volume":"37","author":"G.L. Craig","year":"1988","unstructured":"G.L. Craig, C.R. Kime, and K.K. Saluja, \u201cTest Scheduling and Control for VLSI Built-in Self-Test,\u201d IEEE Trans. Comput., Vol. 37, No. 9, pp. 1099\u20131109, Sept. 1988.","journal-title":"IEEE Trans. Comput."},{"key":"168021_CR6","doi-asserted-by":"crossref","unstructured":"C.H. Chen, \u201cGraph Partitioning for Concurrent Test Scheduling In VLSI Circuit,\u201d Proc. of the 28th ACM\/IEEE Design Automation Conference, 1991, pp. 287\u2013290.","DOI":"10.1145\/127601.127682"},{"key":"168021_CR7","doi-asserted-by":"crossref","unstructured":"C.H. Chen and J.T. Yeun, \u201cConcurrent Test Scheduling In Builtin Self-Test Environment,\u201d Proceeding International Conference on Computer Design (ICCD), 1992, pp. 256\u2013259.","DOI":"10.1109\/ICCD.1992.276263"},{"issue":"1","key":"168021_CR8","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/TC.1987.5009445","volume":"C-36","author":"J.H.P. Zurawski","year":"1987","unstructured":"J.H.P. Zurawski and J.B. Gosling, \u201cDesign of a High-Speed Square Root Multiply and Divide Unit,\u201d IEEE Trans. on Comput., Vol. C-36, No. 1, pp. 13\u201323, Jan. 1987.","journal-title":"IEEE Trans. on Comput."},{"key":"168021_CR9","doi-asserted-by":"crossref","unstructured":"S. Chiu and C.A. Papachristou, \u201cA Design for Testability Scheme with Applications to Data Path Synthesis,\u201d Proc. of the 28th ACM\/IEEE Design Automation Conference, June 1991, pp. 271\u2013277.","DOI":"10.1145\/127601.127679"},{"key":"168021_CR10","doi-asserted-by":"crossref","unstructured":"L.G. Harris and A. Orailoglu, \u201cMicroarchitectural Synthesis of VLSI Designs with High Test Concurrency,\u201d Proc. of the 31st ACM\/IEEE Design Automation Conference, 1994, pp. 206\u2013211.","DOI":"10.1145\/196244.196353"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008272532719.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008272532719\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008272532719.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:02:59Z","timestamp":1749204179000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008272532719"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,6]]},"references-count":10,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1998,6]]}},"alternative-id":["168021"],"URL":"https:\/\/doi.org\/10.1023\/a:1008272532719","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1998,6]]}}}