{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:07Z","timestamp":1749206407944,"version":"3.41.0"},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2000,2,1]],"date-time":"2000-02-01T00:00:00Z","timestamp":949363200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2000,2,1]],"date-time":"2000-02-01T00:00:00Z","timestamp":949363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2000,2]]},"DOI":"10.1023\/a:1008301108750","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"107-120","source":"Crossref","is-referenced-by-count":2,"title":["Automatic Vector Generation Using Constraints and Biasing"],"prefix":"10.1007","volume":"16","author":[{"given":"Jun","family":"Yuan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kurt","family":"Shultz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carl","family":"Pixley","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hillel","family":"Miller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adnan","family":"Aziz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"249833_CR1","unstructured":"C. Pixley, N.R. Strader, W.C. Bruce, J. Park, M. Kaufmann, K. Shultz, M. Burns, J. Kumar, J. Yuan, and J. Nguyen, \u201cCommercial Design Verification: Methodology and Tools, \u201d Proc. Intl. Test Conf., 1997."},{"key":"249833_CR2","unstructured":"A. Aharon, A. Bar-David, B. Dorfman, E. Gofman, M. Leibowitz, and V. Schwartzburd, \u201cRTPG-A Dynamic Biased Pseudo-Random Test Program Generator for Processor Verification, \u201d IBM Technical Report 88.290, July 1990."},{"key":"249833_CR3","doi-asserted-by":"crossref","unstructured":"J. Monaco, D. Holloway, and R. Raina, \u201cFunctional Verification Methodology for the PowerPC 604 Microprocessor, \u201d Proc. of the Design Automation Conf., 1996.","DOI":"10.1145\/240518.240579"},{"key":"249833_CR4","doi-asserted-by":"crossref","unstructured":"F. Casaubieilh, A. McIsaac, M. Benjamin, M. Bartley, F. Pogodalla, F. Rocheteau, M. Belhadj, J. Eggleton, G. Mas, F. Barrett, and C. Berthet, \u201cFunctional Verification Methodology of Chameleon Processor, \u201d Proc. of the Design Automation Conf., 1996, pp. 421\u2013426.","DOI":"10.1109\/DAC.1996.545613"},{"key":"249833_CR5","doi-asserted-by":"crossref","unstructured":"S. Taylor, M. Quinn, D. Brown, N. Dohm, S. Hildebrandt, J. Huggins, and C. Farney, \u201cFunctional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor, \u201d Proc. of the Design Automation Conf., 1998, pp. 638\u2013643.","DOI":"10.1145\/277044.277208"},{"key":"249833_CR6","doi-asserted-by":"crossref","unstructured":"A. Evans, A. Silburt, G. Vrckovnik, T. Brown, M. Dufresne, G. Hall, T. Ho, and Y. Liu, \u201cFunctional Verification of Large ASICs., \u201d Proc. of the Design Automation Conf., 1998, pp. 650\u2013655.","DOI":"10.1145\/277044.277210"},{"key":"249833_CR7","unstructured":"CADENCE. Verilog-XL User Reference."},{"key":"249833_CR8","unstructured":"C. Pixley, \u201cIntegrating Model Checking Into the Semiconductor Design Flow, \u201d Computer Design's Electronic Systems Journal, pp. 67\u201374, March 1999."},{"key":"249833_CR9","doi-asserted-by":"crossref","unstructured":"M. Kaufmann, A. Martin, and C. Pixley, \u201cDesign Constraints in Symbolic Model Checking, \u201d Proc. of the Computer Aided Verification Conf., 1998.","DOI":"10.1007\/BFb0028768"},{"key":"249833_CR10","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C-35","author":"R. Bryant","year":"1986","unstructured":"R. Bryant, \u201cGraph-based Algorithms for Boolean Function Manipulation, \u201d IEEE Transactions on Computers, Vol. C-35, pp. 677\u2013691, Aug. 1986.","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"249833_CR11","doi-asserted-by":"crossref","first-page":"142","DOI":"10.1016\/0890-5401(92)90017-A","volume":"98","author":"J.R. Burch","year":"1992","unstructured":"J.R. Burch, E.M. Clarke, K.L. McMillan, and D.L. Dill, \u201cSymbolic Model Checking: 1020 States and Beyond, \u201d Information and Computation, Vol. 98, No. 2, pp. 142\u2013170, 1992.","journal-title":"Information and Computation"},{"key":"249833_CR12","doi-asserted-by":"crossref","unstructured":"K.L. McMillan, Symbolic Model Checking, Kluwer Academic Publishers, 1993.","DOI":"10.1007\/978-1-4615-3190-6"},{"key":"249833_CR13","unstructured":"J. Freeman, R. Duerden, C. Taylor, and M. Miller, \u201cThe 68060 Microprocessor Functional Design and Verification Methodology, \u201d On-Chip Systems Design Conference, 1995, pp. 10.1\u201310.14."},{"issue":"4","key":"249833_CR14","doi-asserted-by":"crossref","first-page":"527","DOI":"10.1147\/sj.304.0527","volume":"30","author":"A. Aharon","year":"1991","unstructured":"A. Aharon, A. Bar-David, B. Dorfman, E. Gofman, M. Leibowitz, and V. Schwartzburd, \u201cVerification of the IBM RISC System\/6000 by a Dynamic Biased Pseudo-random Test Program Generator, \u201d IBM Systems Journal, Vol. 30, No. 4, pp. 527\u2013538, July 1991.","journal-title":"IBM Systems Journal"},{"key":"249833_CR15","doi-asserted-by":"crossref","unstructured":"A.K. Chandra and V.S. Iyengar, \u201cConstraint Solving for Test Case Generation-A Technique for High Level Design Verification, \u201d Proc. Intl. Conf. on Computer Design, 1992, pp. 245\u2013248.","DOI":"10.1109\/ICCD.1992.276260"},{"issue":"2","key":"249833_CR16","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1109\/92.386220","volume":"3","author":"A. Chandra","year":"1995","unstructured":"A. Chandra, V. Iyengar, D. Jameson, R. Jawalekar, I. Nair, B. Rosen, M. Mullen, J. Yoon, R. Armoni, D. Geist, and Y. Wolfsthal, \u201cAVPGEN-A Test Case Generator for Architecture Verification, \u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 3, No. 2, pp. 188\u2013200, June 1995.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"249833_CR17","doi-asserted-by":"crossref","unstructured":"R.I. Bahar, E.A. Frohm, C.M. Gaona, G.D. Hachtel, E. Macii, A. Pardo, and F. Somenzi, \u201cAlgebraic Decision Diagrams and their Applications, \u201d Proc. Intl. Conf. on Computer-Aided Design, 1993, pp. 188\u2013192.","DOI":"10.1109\/ICCAD.1993.580054"},{"key":"249833_CR18","doi-asserted-by":"crossref","unstructured":"G.D. Hachtel, E. Machii, A. Pardo, and F. Somenzi, \u201cSymbolic Algorithms to Calculate Steady-State Probabilities of a Finit State Machine, \u201d The European Design and Test Conference, 1994, pp. 214\u2013218.","DOI":"10.1109\/EDTC.1994.326875"},{"issue":"2","key":"249833_CR19","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1016\/S0020-0190(80)90078-2","volume":"10","author":"M. Blum","year":"1980","unstructured":"M. Blum, A.K. Chandra, and M.N. Wegman, \u201cEquivalence of Free Boolean Graphs Can Be Decided Probabilistically in Polynomial Time, \u201d Information Processing Letters, Vol. 10, No. 2, pp. 80\u201382, 1980.","journal-title":"Information Processing Letters"},{"key":"249833_CR20","doi-asserted-by":"crossref","unstructured":"R. Krieger, B. Becker, and R. Sinkovic, \u201cA BDD-based Algorithm for Computation of Exact Fault Detection Probabilities, \u201d International Symposium on Fault-Tolerant Computing, 1993, pp. 186\u2013195.","DOI":"10.1109\/FTCS.1993.627322"},{"key":"249833_CR21","doi-asserted-by":"crossref","unstructured":"K. Brace, R. Rudell, and R. Bryant, \u201cEfficient Implementation of a BDD Package, \u201d Proc. of the Design Automation Conf., June 1990, pp. 40\u201345.","DOI":"10.1145\/123186.123222"},{"key":"249833_CR22","unstructured":"F. Somenzi, I. Bahar, H. Cho, E. Frohm, C. Gaona, C. Hua, J.Y. Jang, S.W. Jeong, B. Kumthekar, E. Macii, B. Manne, I.H. Moon, C. Musfeldt, S. Panda, A. Pardo, B. Plessier, K. Ravi, H. Shin, A. Shuler, and J. Sivesind, \u201cCUDD: CU Decision Diagram Package, \u201d ftp:\/\/vlsi.colorado.edu\/pub\/"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008301108750.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008301108750\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008301108750.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:05:04Z","timestamp":1749204304000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008301108750"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,2]]},"references-count":22,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2000,2]]}},"alternative-id":["249833"],"URL":"https:\/\/doi.org\/10.1023\/a:1008301108750","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2000,2]]}}}